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ABSTRACT 
A precision programmable interva.l timer (PIT) for use in 
point process analysis of the neutronal action potentials derived 
from multiple extracellular electrode arrays is described. 
The PIT is based on a commercially available LSI package, 
INS8253 and is interfaced to a Data General (DG) microNova 
16-bit microcomputer via a DG General Purpose Interface 
(GPI) board. 
The programmable clock periods range from 1 psec to 10 msec 
in decade multiples, offering a total timing duration of 
65 msec to 650 sec. The PIT operates in two Modes : 
1. Count-down timer 
2. Elapsed time timer (Event resettable timer) 
Clock-overrun and data lost flags are provided. 
Testing and applications software have also been developed. 
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I N T R O D U C T I O N 
Single neurones transmit information over long distances in 
the nervous system by means of sequences of action potentials 
(spike trains). 
In most instances the spike trains generated by a single 
neurone have nearly identical waveforms, consequently the 
time of occurrence of the spikes or the instantaneous rate 
must carry the neural information. 
The measurement of interspike (inter-event) intervals is 
equivalent to the recording of relative times of occurrence of 
spike events. Thus point process analysis of neuronal action 
potential derived from single or multiple extracellular 
electrode arrays requires precise timing of the intervals 
between spikes. The electrical interaction between neurones 
can therefore be investigated by considering their outputs 
to be point processes. 
In the laboratory where this project was executed, the interspike 
intervals were usually measured by means of software implemented 
timing routines which depended on a computer to count machine 
cycles. These timing routines monopolised CPU time and for this 
reason a programmable interval timer was developed. The 
employment of intelligent devices such as a PIT improves a 
computer's overall efficiency by allowing the computer to act 
as a central controller which has control over, one or more control 
units (peripherals) in a multi-tasking system. A multi-tasking 
system allows multiple tasks to be performed by intelligent 
peripherals which can run by themselves with a minimum of 
programming. 
These peripherals generate interrupts whenever they need to be 
serviced by the computer. 
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CHAPrER 1 
POINT PROCESS ANALYSIS OF NEURONAL SPIKE TRAINS 
The intervals between neuronal action potentials exhibit 
random variations, which phenomenon is taken to reflect an' 
underlying process with a stochastic character. 
A neuronal spike train can be described as a stochastic point 
process because of the P.revity of the action potentials 
relative to the time interval between them. A typical neuronal 
spike has duration of 0,5- 2 msec. The maximum repition rate 
of a spike train depends on the absolute refractory period of 
the neurone under observation. 
The average absolute refractory period is about 1 msec which 
results in a maximum repitition rate of about 1 kHz. However 
Hiltz (1965) speaks of a cat's spike train having a bandwidth 
of 4 kHz. 
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FIG.1. The Event Times and Intervals in a 
T sec Segment of a Point Process 
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where Tis an epoch during which N spike events occur, 
ti is the absolute occurrence time of the ith spike event 
w is the waiting time before the first event 
Zi is the interval length between the ith and ( i+l)th event 
{ t·~} or { Zi} Completely describe the process . (Glaser and 
Ruchin, 1976) . 
In order to statistically analyse spike train data it is 
necessary to measure precisely the time occurrence of each 
spike. The event times can be recorded as the absolute time 
relative to some fixed reference time or they can be recorded 
as the time elapsed since the preceding event . In the latter 
case, there is less computer memory storage space required 
since the elapsed time contains fewer significant bits than 
the absolute time. 
The elapsed time or time interval between consecutive events have 
to be measured with an accurate clock since a noisy timer could 
generate random intervals in face of a deterministic action 
potential generator. In this project a PIT is implemented as 
the accurate real time clock. The interval data obtained 
from the PIT, {z~J, is manipulated in various ways to implement 
various forms of analysis. 
Some forms of analysis performed in this project are: 
1) INTERVAL DURATION VS INTERVAL NUMBER GRAPH 
The plot of interval duration against interval number is 
used as an est i mate of the mean firing rate of a given spike 
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FIG.2. GRAPH OF INTERVAL DURATION VS INTERVAL NUMBER 
2. INTERVAL HISTOGRAM 
The interval between an event and its inunediate successor 
is defined as a first order interval; the interval between 
an event and the second one following it, as a second-order 
interval; and the ·interval between and event and the nth one 
following it, as an nth order interval. See FIG.3 for a 
graphical representation of a first order and higher order 
intervals. An nth order interval can be descibed as 
i=l,2, •••• ,. N-n+l 
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FIG.3. Ordering of time intervals 
2(a) FIRST ORDER INTERVAL HISTOGRAM 
A sequence of N first order intervals, {z, ,zi,•••••••••,zN} 
obtained in time T, can be compiled into first order 
interval histogram which is an estimate of the interval 
distribution. For n=l, the first order interval 
' zi = z i. 




can be partitioned into a specific number of time bins, say B. 
The length of each bin is 
I::. = z"""'x / B 
An interval zi falls into bin kif 
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FIG.4 First Order Interval Histogram 
The interval falling into the kth bin is assigned the arbitrary 
value. 
see FIG.4 
After sorting N intervals, each bin contains nk intervals such that 
2(b) AUTOCORRELATION HISTOGRAM - EXPECTATION DENSITY FUNCTION 
The expectation density function specifies the expectation 
of encountering any event as a function of time after a 
given event. It is order dependent and involves higher 
order intervals, eg. 2nd order, 3rd order etc. (See FIG.3.) 
Interval histograms similar to the first order interval 
histogram are compiled for each of the sets of higher 
intervals. Since the autocorrelation is the sum of interval 
densities of all order, ie N-">'"°, the histograms are summed 
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FIG.5. AUTOCORRELATION 
The user specifies the ·maximum range of interval length, t b which 
0 S 




If the nth order interval z. satisfies the inequality. · 
]. 
the bin k of the histogram of order n is incremented by one. 
This histogram is an estimate of the nth interval density. 
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3. EVENT FREQUENCY VERSUS TIME GRAPH 
The graph of event frequency versus time is used to observe 
trends in the mean firing rate of a neurone over a time 
period, Tb. The period of observation is divided into 
0 S 
100 time bins. The width of each bin is 
l:. = T b / 100 
0 S 
The number of events that occur in each bin is counted. This 
is performed by adding successive intervals, while simultaneously 
incrementing a particular bin by one for each interval added, 
until the sum of the intervals exceed the bin width, whereupon 
the next bin is loaded in the same manner. This is represented 
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The number of events in each bin is divided by 4 to give an 
estimate of the mean frequency for each of the bins . The mean 
frequency for each bin is then plotted against time (bin number), 
Fig.7, to display any trends in mean frequency over the observed 
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FIG.7. Graph of Event Frequency vs Time 
References: 
Moore, Ferkel and Segundo (1966) 
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Glaser and Ruchin (1976) 






COMPUTER-BASED LABORATORY FOR NEUROPHYSIOLOGICAL UNIT STUDIES 
The laboratory in which this project was executed is almost 
exclusively concerned with extra-cellular recording and processing 
of spontaneous and evoked , neuronal action potentials from neurons 
in the brainstem of anaethetised rats. 
EXPERIMENTAL SET-UP 
Extracellular recording of neuronal action potentials is performed 
using a microelectrode and high gain amplifier system. 
The head of the rat is clamped in a stereotaxic frame and a 
burr hole, through which the recording microelectrode passes, is 
made through the skull. The position of the microelectrode, 
in X, Y and Z coordinates is determined by the stereotaxic frame. 
By appropriate siting of the electrode according to a stereotaxic 
atlas, the activity. o f neurons belonginl to a specific population 
can be observed. A hydraulic microdrive system, which steps the 
tip of the microelectrode through the brain tissue, allows one 
to study neurones at various depths in the brain stem • 
The experiments are performed in an electromagnetically-screened 
enclosure (Faraday cage) since any interfering electromagnetic 
signals such as those caused by unsuppressed motor cars, can 
corrupt the recording of cellular electrical activity. 
Peak amplitudes of neuronal spikes measured using an extracellular 
electrode are small varying from tens of microvolts to a few 
millivolts. If the amplitude of a deterministic interfering 
signal increases relative to the amplitude of the individual spikes, 
an artifactual component will be induced in the measured spike 
repitition rate. 
However, Johnson (1978) found that random interfering signals do 
not greatly influence the average intensity (mean firing rate) 








































































































































































































































SPIKE DATA ACQUISITION 
A schematic representation of the electronic apparatus, 
which is used in this project for spike data acquisition, 
is shown in Fig. 8. 
The neuronal electrical potentials measured using the 
microelectrode are amplified by a high input impedance, high 
gain aplifier and then passed on to the pulse height discriminator, 
the output of which is a TTL pulse of constant pulse width(0,3 msec). 
Each output pulse denotes the time at which the spike brain exceeds 
an arbitrary value, the detection threshold. Oscilloscope 2 
which is triggered by the transient recorder displays the 
transient (spike) which has triggered the TTL pulse. The 
discriminator level is adjusted until the scope displays an 
action potential of interest. An actual amplitude vs time 
recording of a typical extracellular action potential that is 
normally displayed on the transient triggered scope is shown 
in Fig. 9. 
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Amplitude windows achieved by setting up two thresholds on 
the pulse height discriminator allows various cells. in close 
proximity to the microelectrode to be identified on amplitude 
criteria. The purpose of the discrimination therefore is to 
differentiate desired neural discharges from noise and other 
(smaller) spikes. 
The output after pulse height analysis is the stochastic point 
process consisting of a train of TTL pulses . This train can 
be subjected to point process analysis directly and is logged 
by the microNova laboratory computer via its D-D interface. 
The D-D interface looks at 16 electrode status lines, each 
corresponding to an electrode. Unused lines are masked by 
the computer . 
When a spike event occurs on any of the 16 electrode status 
lines, the current PIT time and the status of the D-D interface 
are stored by the microNova as a two word couplet in a circular 
buffer and whenever the Eclipse computer is ready to receive 
data, data is dispatched from the circular buffer to the Eclipse 






THE ONLINE MULTIPROGRAMMING COMPUTER SYSTEM 
The neurophysiology laboratory and several laboratory 
experiments in the medical school are interfaced for real 
time data acquisition and control to a central minicomputer system 
called the Medical School Computer System (MSCS). 
A schematic representation of the computer system is found in 
Appendix A. 
The Data General Eclipse S 130 which is the Central Processing 
Unit is a 16-bit, floating point processor with 192 K-byte 
MOS memory. The Advance Operating System (AOS) provides a 
multi-process environment enabling a number of independent 
users to operate simultaneously. Memory is expanded by means 
of 10 M-byte Disc Drive of which 5 M-byte is fixed while the 
other 5 M-byte is removable. Mass storage and program/data 
tranqport is performed on the Standard NRZI 9 track~" Magnetic 
Tape Unit. Printing is executed by a Centronix PClOl Dot Matrix 
Printer. Plotting facilities are available in the Calcomp 565 
Digital Incremental Plotter. This is useful for generating interspike 
interval and other similar histograms. A Tektronix 4025 Graphics 
Terminal with 16 K graphics is available for use in editing 
graphs before plotting. An Infoton . Keyboard and VDU are used as 
the laboratory operating console. 
The microNova laboratory preprocessor, a 16-bit microprocessor 
with 24 K-byte main memory, serves as a local intelligence in 
the laboratory. It is linked to the Eclipse S 130 via an 
asynchronous 9600 baud line. Real time data acquisition programs 
are developed on the Eclipse and down line loaded to the microNova. 
Programming for the microNova is performed in Assembler language· 
on the Eclipse and loaded to the microNova as machine code. 
The microNovas act as real time interfaces between the laboratory 
experiments and the Eclipse and the actual interfacing is 
implemented using the Data General Model 4210 General Purpose 
Interface card as is the case for the PIT. A 16 channel 12-bit A/D 
- 1 4 -
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, 
converter (30Hz) and a 4 channel 12-bit D/A converter (30Hz) 
are interfaces situated in the microNova frame. 
The microNova laboratory computer system operates under real 
time disc operating system (RDOS). A microNova debugging 
routine allows stepwise execution of the program • 
- 1 5 -
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THE DATA GENERAL GENERAL PURPOSE INTERFACE 
The Data General model 4210 General Purpose Interface (GPI) 
enables facility in interfacing non-standard equipment to 
a microNova microcomputer. 
The GPI contains an I/0 controller (IOC), a function decoder, 
a data buffer, plus jumpers for device select and polarity select. 
All data and control lines are brought out to wire wrap pins 
for user access. Each of the control lines on the I/0 Bus is 
used for a single function, with no additional timing signals 
needed. Only the control lines corresponding to user implemented 
functions need to be used. 
In this project all the programmed I/0 lines except DOC and DIB 
were used. 
The 16 data lines are bidirectional and extend from the IOC in 
two groups. 
One group pass via a 16-bit buffer to wire wrap pins and is normally 
used for output signals, D (0-15) H, from the CPU to the user device. 
The other group passes directly to wire wrap pins to be used for 
input signals, D (0-15) L, from the user device. Input lines are 
designed to be driven by open-collector TTL drivers • 
The I/0 transreceiver, IOC, clock driver and I/0 control buffer 
connect the GPI to the I/0 Bus. The direction of all information 
transfers on the I/0 Bus is defined relative to the computer. 
11 Output II always refers to moving information from the computer 
to a controller; 11 Input II always refers to moving information 
from a controller to the computer. 
In this application of the GPI, status, control and data information 
are transferred between the computer and the PIT under 'direct 
program control, also called II programmed I/0 11 • 
To facilitate programmed I/0, data registers are used to store data 
as it passes from the computer to a user device or from a user 




because the computer and the device usually operate at 
different speed. Six prograrmned I/0 instructions allow 
for 6 device registers to be accessed. Three of these registers 
are output registers which can be loaded by the computer with 
either data or control information; the remaining three registers 
are input registers from which the program can read either data 
or status information. 
The six device registers are :-
Output Register A 
Output Register B 
Output Register C 
Input Register A 
Input Register B 
Input Register C 
The control signals from microNova are asserted low ("1" = HI = OV). 
A summary of the programmed I/0 signals each of which · can drive 
up to 10 TTL loads is given below. 
Each of these signals is asserted by the IOC when specified 
by the program. 
SIGNAL FUNCTION 
DIA Load input register A onto data lines 
DIB Load input register B onto data lines 
DIC Load input register C onto data lines 
DOA Load data lines contents into output register 
DOB Load data lines contents into output register 
DOC Load data lines contents into output register 
STRT Start device interface: Set BUSY = 1, DONE = 0 
CLR Clear device interface: Set BUSY = O, DONE = 0 
IOPLS Initiate a special interface function 






SET BUSY and SET DONE are signals asserted by the 
interface to inform the roe about the status 
of the interface. 
SET BUSY sets the BUSY flag ( BUSY = 1) and 
SET DONE sets the DONE flag (DONE= 1). 
A detailed description of these signals as well 
as a key to the wire wrap pins on the GPI are 




THE PROGRAMMABLE INTERVAL TIMER 
A Programmable Interval Timer (PIT) is a real-time clock, 
which, after being programmed, operates autonomously and 
generates interrupts to a controlling processor when necessary. 
A PIT is used for the measurement of the elapsed time between 
two events or for the temporal control of events. 
COMMERCIAL APPROACHES TO PITS 
Most commercially available laboratory computers which could be 
used for data acquisition and processing in the experimental 
context do not have precision clocks with a time resolution of 
the order 10 usec or better. A clock with such precision" is more 
than satisfactory in measuring the event times of the occurrence 
of neural spikes", (Glaser and Ruchin, 1976). 
The scarcity of high resolution real-time clocks compared to 
the abundance of device.s such as A-D converters is due mainly 
to customer demand. A-D converters come as standard packages 
and are used extensively in computerisation of analogue 
J 
instrumentation and in feedback loops for process control. High 
resolution timers on the other hand are usually only found in 
neurophysiology and physics laboratories where high event 
repitition rates are encountered. 
Data General, the suppliers of the Medical School Computer System 
do not provide a PIT as a standard item. They do however provide 
real-time clocks with a resolution of 1 msec, but this does not 
fulfil the criterion stated above. 
Instead of using a PIT it is possible to implement a real-time 
processor system. Real-time processor (RTP) systems depend on 
a computer with high data rates. For optimal process control 
the processor has to run faster than the process. However, the 
cost of a RTP system goes up as the data rates increase, since 
the higher the data rate, the larger the computer. 
- 19 -
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LSI TIMER PACKAGES 
Many electronic component manufacturers offer versatile 
8 bit LSI timer packages which can be transformed into 
working PITs via custom interfacing to any computer system. 
Motorola offer the MC 6480 Prograrrunable Timer Module while 
National Semiconductor and Intel produce the 8253 Prograrrunable 
Interval Timer package . Each of these packages mentioned 
contains three independent 16-bit interval timers, each 
of which can be operated in a different mode . Interstil 
offer a range of timers with an accompanying handbook of 
potential applications . Most of these LSI timers in general 
are for the 8-bit microproc.essor systems , each one for a 
particular system eg. the Motorola MC 6480 for the MC 6800 
microprocessor (MPU) system and the 8253 for the 8080 MPU system • 
- 20 -
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LITERATURE APPROACHES TO TIMERS FOR USE 
IN PHYSIOLOGICAL SIGNAL ANALYSIS 
In the last decade very few t~mer devices, which resemble a 
PIT, are found in both the IEEE Transactions on Biomedical 
Engineering and the Journal of Applied Physiology. 
In the former, three timing systems are found. Two of these 
timers, one by Silverman and Eisenberg(l971) and the other by 
Nolte and Tarby (1977), are basically pulse generating systems. 
These devices can be used for programming sequences of events 
such as oscilloscope sweeps and stimuli in physiological and 
other experiments. They cannot however be used for interval 
measurements without implementing additional circuitry. 
The other timing system which appeared in the IEEE Transactions 
on Biomedical Engineering is a real~time cross correlator by 
Arnett and Ellert(l976). This is a hardware device for use in 
neuronal spike train analysis which is faster than a laboratory 
computer in analysing spike trains. Circuits for compiling 
post-stimulus time and interval histograms are included. 
Although the device described is faster than a laboratory computer, 
it cannot perform as many types of analys.is as the computer can 
on the acquired data. 
In the Journal of Applied Physiology three timing devices are 
found in journals covering the last ten years. A presettable 
multichannel digital timer is described by Sabah(l975). This 
device only serves as a variable frequency generator with a pulse 
delay selector for monostable operation. 
The two other timing devices which appeared in the Journal of 
Applied Physiology are a "digital display of neuronal 
average firing frequencies" (Sabah,1976) and a "high accuracy 
linear rate meter"(Wyss,1975). 
The former device counts the number of spike events during fixed 
time intervals of 1,2,5,10,20 and 50 sec using a 555 timer to 




The latter device is used to measure the instantaneous 
occurrence of events. Both timing systems are capable only 
of performing basic first order analysis of a spike train and 
demonstrates the need for a computer-based timer if high levels 
of analysis are required. 
Many researchers using computer based methods for point process 
analysis of neutronal spike trains make use of real-time clocks 
that are built into computer peripherals. 
Wyss (1970) used a versatile laboratory peripheral which included, 
amongst other features, Schmitt trigger inputs, multiplexed A-D 
converters and a variable RC-clock. The RC-clock was calibrated 
manually by adjusting the clock control potentiometers and 
observing the square-wave output on a CRT oscilloscope. 
RC-clock cycles are counted by software and this is one of the 
features that this project is to replace. The RC-clock which 
is adjusted manually, can be replaced by a crystal controlled 
clock and a frequency divider circuit, this will eliminate any 
human errors incurred in adjusting the RC-clock frequency. 
In his later work, Wyss with Handwerker (1971) used the built-in 
real-time clock of a PDP-12 computer. When a spike event occurred, 
the peak amplitude of the spike and the double-precision clock-time 
were recorded. 
Interval times were calculated by the computer program. This 
method, where the event time is stored as a double-precision word 
uses computer memory storage space very inefficiently. Storage 
space could be utilised more efficiently if interval times were 
measured by hardware nnd t li e 11 stor •d as a si ng l e prec i sion word. 
Sanderson and Kobler (1976) describes a computer-based II time 
interval digitiser 11 (TIDIG) which is basically a programmable 
crystal controlled clock capable of generating pulses with a 




of the clock has a pulse width of 1000, !00 or 10 usec. 
These pulse are used to decrement a register in the TIDIG. 
When the register has been decremented to zero, a pulse is generated 
as the TIDIG output. From this point on, the timer operates as a 
software package. Each TIDIG output pulse interrupts the computer 
and an interrupt service routine increments a computer memory 
word A. Word A thus serves as a counter of clock pulses. When 
a data interrupt (spike event) occurs, word A is stored as the 
elapsed time or interspike interval. Word A is then reset to zero. 
The TI DIG is in fact a hardware/ software packa·ge which is totally 
dependent on a PDP-8 computer. In addition to the PDP-8 computer 
a small special purpose computer was used to process the acquired 
time-interval data. This TIDIG routine is an inefficient. method 
of computer usage. The TIDIG could be replaced by an "intelligent" 
programmable interval timer, allowing the CPU to service other 
routines whenever required to do so. 
A "Pulse Interval Timer" is described by Brown, et al (1976). 
This device is capable of digitising intervals between input 
events (TTL pulses on any of 6 input channels) with a resolution 
of 10 usec. The device operates in programmed I/0 or direct memory 
access (DMA) mode. Each output word from the timer is a couplet 
of two 12-bit PDP-12 words. 
The output word contains channel code as well as time interval ( code. 
The timing circuitry employs five 4-bit binary counters which are 
used to produce the 18-bit interval code. Application-specific 
interfacing circuitry had to be designed to implement the pulse 
interval timer on the PDP-12 system (no general purpose interface 
board was used). 
Although the design of the pulse interval timer is very flexible, 
the control circuitry is designed specifically for the PDP-12. 
The basic components of the actual interval timer design, ie.clock 
frequency divider and counters are similar to those implemented in 





Caron and Herzog(l977) developed a programmable timer similar 
to those of Sabah(l975), Silverman and Eisenberg(l971), 
Nolte and Tarby(l977). The microprogrammable unit, which 
is used in the control of a pulsed Fourier Transform Nuclear 
Magnetic Resonance spectrometer, employs a Mostek MK 5009 
programmable frequency divider to generate various pulse 
rates. The rest of the timer design ,ie . counters,etc. 
employs standard TTL. 
By comparison the frequency divider used for the PIT in 
this thesis uses standard TTL while the counters are part 
of a LSI package. 
The majority of timers are designed and built to provide 




P I T S P E C I F I C A T I O N S 
Given a conventional interface structure consisting of :-
a) flags (eg. busy, done) for indicating to the CPU the 
current status of the interface. 
b) a means of generating a CPU interrupt when certain 
interface criteria are met (eg. done flag asserted). 
c) interface data registers to facilitate data transfer 
between the CPU and the interface. 
d) control lines for implementing certain interface functions. 
The following characteristics are to be implemented. 
1. MODE 1: Event-resettable (Elapsed-time) Timer 
1.1 The PIT counts clock pulses until an incoming action potential 
causes the PIT to 
i) latch its current time 
ii) reset and commence a new timing cycle 
iii) assert an interrupt status flag and a done flag 
1.2 If the PIT clock overruns, a clock status flag is set as well 
as a done flag to inform CPU to compensate for the overrun. 
The PIT is auto-restarted. 
2. MODE 2: Count-down timer 
The PIT is loaded with an initial count and decremented on 
each clock pulse until the count reaches zero. Zero count 
asserts the done flag. The whole sequence is automatically 





During this mode the PIT can be pulsed to read the current 
time value. 
The PIT clock rate is program selectable. Selectable clock 
rates are :-
1 psec, 10 psec, 100 psec, 2 msec and 10 msec 
Clock-overrun and lost-data flags are provided. The lost 
data flag is set if an event occurs before previously latched 
I 








THE INS 8253 PROGRAMMABLE INTERVAL TIMER 
The INS 8253 package was used as the basis for the design for the 
PIT because, amongst other reasons, there was a time limit to 
the project . Most LSI timer packages mentioned earlier we.re 
unavailable for immediate use as they would have had to be ordered . 
Thus would have been resulted in a delay of anything from two 
weeks to a month . 
The documentation for the INS 8253 timer was clear and precise 
compared to that of the Motorola M:; 6480 which was the only 
other LSI timer available in Cape Town at the time . Although 
the M:; 6480 timer can perform the functions of INS 8253, it is 
de signed specifically for the M 6800 Bus . In t erfacing the MC 6480 
to the microNova gene r a l pur pose interf ace would have required 
more work than f or the INS 8253 because o f extra control lines. 
The 8253 has only five control lines compared to the M:; 6480 which 
has 9 control lines connecting the device to the servicing bus. 
Besides the manufacturers data sheets additional information on 
the INS 8253 timer was provided in an excellent series of articles 
by De Jong et al (1978) in which he introduced the INS 8253 and 
mentioned some of its potential applications . 
GENERAL DESCRIPTION OF THE INS 8253 
The INS 8253 chip contains 3 independent 16-bit down counters, 
each of which is capable of independent count rates of DC - 2 MHz. 
In this application only one of these counters, counter #=I= O is used . 


















Functional Diagram of each of the three 
16-bit interval timers in the 8253 chip 
(De Jong et al, 1978) 
Two address lines, AO and Al, select which of the internal registers, 
ie control register or counter, is connected to the data bins. 
Selecting counter c/=l-0 requires the setting AO= 0, Al= 0 while 
selecting the control word register requires AO= 1, Al= 1. 
Since only counter c/=l-0 is used, these two lines, AO and Al can 
be tied together to form one control line which we shall 
call A0A1. 
Control inputs WR and RD determine whether WRITE ( to the chip) or 
READ (from the chip) functions are implied respectively. It is 




TABLE : ~: CONTROL WORD FUNCTIONS 
8253 Data Bus FUNCTION 
BIT 
D7 Selects one of three 
D6 16-bit counters 
D5 Selects READ/WRITE 
D4 Fonnat 
D3 Selects 8253 
D2 Operation 
D1 Mode 
DO Selects count sequence BCD/ Binary 
Since only counter f=/0 is used, bits D7 and D6 are always zeroes. 
For maximum counting range the full 16-bits of the timer are used 
so bits D5 and D4 are both l's in the initialisation control word. 
This bit setting allows the sequential loading or reading of the 
LS byte first, then the MS byte of the selected counter. 
Each timer has 6 modes of operation. These modes are specified 
by bits D3, D2 and D1. 
MODE 0 Timed interrupt. Out goes high on zero count 
MODE 1 Retriggerable variable width one shot. 
MODE 2 Programmable rate generator. 
MODE 3 Programmable square wave generator. 
MODE 4 Delayed strobe. 
MODE 5 Hardware triggered strobe 
A more detailed description of the control word and the operating 
modes can be found in the series by De Jong (1978) and in the data 
sheets on the INS 8253 which have been included for the readers 
convenience. (see Appendix B) 
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Of the 8253 operating modes, MODE 1 and MODE 2 suits the 
characteristics of the required PIT best • 
In the operation of MODE 1 and MODE 2 the INS 8253 control 
lines OUT and GATE are significant. If the gate line GATE, 
is active, negative trans.itions at the clock input decrement 
the counter. When the counter reaches zero, OUT becomes 
active, its actual behaviour depending upon the mode programmed 
into control register. 
In the elapsed-time timer mode with the 8253 timer operating 
in MODE 1, OUT goes low on the first clock pulse after a rising 
transistion on the GATE input. OUT goes high again on the terminal 
count and remains high until the next positive transition on the 
GATE input. The positive transition of OUT on the terminal 
count can be used to set a clock overrun flag. 
In the Count-down timer Mode with the 8253 operating in MODE 2, 
OUT goes low for one clock cycle at the end of each Count sequence. 
The counter repeats Count sequences as long as the GATE input is 
held high. Any positive transition on the GATE input will start 





PIT STRUCTURE AND PRINCIPLES OF OPERATION 
The specifications for the required PIT were implemented 
in a design based on the INS 8253 prograrmnable interval timer. 
1. COMPOSITION OF APPARATUS 
The PIT hardware consists of the following components :-
1) Device I/0 Controller (IOC) 
2) A 1MHz oscillator with frequency divider which 
divides the 1MHz signal down to 100 Hz in 
decade steps 
3) Two 16-bit inpu t r eg i s ters 
a ) Mode (Control) Register 
b) Input Data Register 
4) The INS 8253 programmable interval timer 
5) Command Interpreter 
6) Timing waveform Generator 
7) PIT gating (trigger) circuit 
8) Two 16-bit output Registers 
a) Status Register 
b) Output Data Register 
9) Interrupt circuitry 









































































































































































































































1.1 THE DEVICE I/0 CONTROLLER 
The IOC transfers data from the MicroNova I/0 bus to 
the interface data bus and vice versa. Interface registers 
are used to facilitate data transfers between the interface 
data bus and device (PIT) data bus. These interface registers 
are shown in FIG.11 as the Mode (Control) Register, the 
Data Register, the Status Register and the Output Data Register. 
In the discussions that follow, these registers may also be called the 
device's Output Register A, Output Register B, Input Register A 
and Input Register C respectively, according to the date General 
convention. An output buffer/register is one into which a 
specified accumulator's contents are loaded, and an input 
buffer/register is one whose contents are placed in a specified 
accumulator according to a specific I/0 instruction. 
The IOC is also responsible for generating control signals 
which could be used to control the interface registers and 
to generate device control functions such as II READ II and 
11 WRITE 11 • When using the 8-bit INS 8253 timer for example, 
these IOC generated control signals cannot be used directly, 
since the timing specifications of GPI IOC control signals 
do not meet those required for the 8253 timer. 
The 8253 timer is designed specifically for the 8080 
microprocessor system and requires a minimum READ or WRITE 
pulse width of 400nsec. By comparison the pulse width of 
the I/0 control signals from the microNova GPI is 240nsec. 
1.2 COMMAND INTERPRETER AND TIMING WAVEFORM GENERATOR 
The problems experienced with timing are overcome by the 
implementation of the Command Interpreter and the Timing 
waveform generator. 
The Command Interpreter decides what timing waveform should 
be generated when specific I/0 control signals are asserted. 
The generated waveforms are typical 8253 input waveforms which 
meet the manufacturer's specifications. 
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1.3 FUNCTION OF DEVICE I/0 REGISTERS 
1.3.1 The Mode Register is loaded with the specified control 
word by a prograrruned I/0 control signal. The LS 8-bit 
byte of this control word, the PIT CONTROL WORD is then 
loaded into the 8253 chip a timing waveform, consisting 





The Input Data Register is loaded with the required 
clock run-time (initial count) by a prograrruned I/0 
control signal. The 16-bit word is then written into 
the 8253 chip as two sequential 8-bit words. This data 
transfer requires two WRITE pulses which constitute the 
timing waveform specified by the Corrunand Interpreter. 
The 13 LS bits of the Status Register which are the same 
as the 13 LS bits of the Mode Register are loaded by the 
same signal which loads the Mode Register. These bits 
are used for checking the loaded control word. The 3 MS 
bits are PIT interface Status flags, viz.Clock Overrun, 
External Interrupt and Lost Data flags. When this register 
is read by the computer, ie.a conventional I/0 control 
signal loads the contents of the register onto the microNova 
I/o·, Bus, the status flags and the control word can be tested. 
The Output Data Register contains the latched clock time which can 
be read by the computer via a single I/0 control signal. 
1.4. GATING CIRCUIT 
The gating circuit, which is used to start the PIT, is used 
according to the 8253 manufacturers' specifications. In 
the 8253 timer Mode 1, the output of the gating circuit is 
a pulse which starts the timer while in Mode2, the output of 
the gating circuit goes high to start the timer and is held 
high as long as counting is required. 
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1.5. INTERRUPT CIRCUIT 
The interrupt circuit is a BUSY/DONE circuit which 
notifies the CPU about the status of the interface. 
The DONE flag is asserted whenever the PIT has a clock 
overrun or an event occurs. Setting the DONE flag 
interrupts the CPU, thus allowing the computer to read the 
latched PIT clock time. 
2. PRINCIPLES OF OPERATION 
The PIT is initialised by loading it with a 16-bit SETUP 
word which selects both the mode of operation and the PIT 
clock rate. Special functions that can be performed in 
each mode are dependent on the SETUP word. 
2.1.1. MODE 1 : Event resettable (Elapsed time)Timer 
i) The 8253 timer is initialised for MODE 2 operation 
by issuing it with the respective PIT CONTROL WORD, 
the LS byte of the SETUP word • 
ii) Counter ii) is loaded with the initial counter value, 
ie the contents of the Input Data Register. 
iii) The PIT is started by a pulse from the gating circuit 
and counter# 0 is then decremented with every clock 
pulse until an EXTERNAL INTERRUPT (spike event) occurs. 
iv) The interface responds by:-
a) Setting the EXTERNAL INTERRUPT flag in the Status 
Register 
b) Asserting the DONE flag and thus interrupting the CPU 
c) Latching the current PIT clock time in the Output 
Data Register 
d) Auto-restarting the timer by automatically reloading 
counter# 0 with the initial count and pulsing the 
gating trigger input of the 8253 timer 
If the PIT clock overruns (counter reaches zero before 
the next EXTERNAL INTERRUPT 
a) Set the CLOCK OVERRUN Status flag in the Status Register 
b) Set the DONE flag to .interrupt the CPU to notify it 
about the clock overrun 
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c) Auto-restart the timer by automatically reloading 
counter# O with the initial count and pulsing the 
gating (trigger) input of the 8253 timer. 
2.1.2. MODE 2: Count down Timer 
i) The 8253 timer is initialised for Mode 2 operation 




the LS byte of the PIT SETUP word,from the Mode Register. 
ii) Counter# 0 is loaded with the initial count which 
is the contents of the Input Data Register. 
iii) The PIT is started by a step input to the gating 
input of counter# O, GATE O and counter# 0 is then 
decremented with every clock pulse until the counter 
reaches the end of count • 
Then: 
a) The DONE flag is asserted to interrupt the CPU 
causing it to jump to a specified routine. 
b) The timer is restarted automatically as long as the 
gating input of counter# O, GATE O,is held high. 
The current of time the PIT can be read at any time by pulsing 
the PIT with a computer generated pulse, IOPLS. This causes 
the current time to be latched in the Output Data Register 
without asserting the DONE flag. 
The clock is unaffected by the pulse and continues running. 
In MODE 1, IOPLS has no effect on the PIT since it is 
hardware selected as a function in MODE 2 only. 
CLOCK INTERVAL 
The clock rate is software selectable. Selectable 
time-bases are: 
1 psec, 10 psec, 100 psec, 1 msec and 10 msec 
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These give maximum clock run-times of 
65536 psec, 655360 psec, 6553600 psec 
65536 msec, 655360 msec and 6553600 msec respectively. 
The clock rate is specified in the PIT SETUP word. 
2.3. REGISTERS 
The I/0 registers A, Band C exist in the PIT. They have 
however been renamed in the functional diagram of the 
PIT system and in this text. The original registers 
(according to Data General convention) with their new 
names are listed below. 
Output Register A Mode (Control) Register 
Output Register B Input Data Register 
Input Register A Status Register 
Input Register C Output Data Register 
2.3.1. OUTPUT REGISTER A - MODE (CONTROL) REGISTER 
This register handles the control data, ie the PIT 
SETUP word, that is received from the microNova for the PIT. 





TABLE 2.SETUP WORD AND ITS FUNCTIONS 





3 - MO} MODE 
4 - Ml SELECT 
5 - TO} TIME-BASE 
6 - Tl SELECT 
7 - T2 
8 D7 8253 
9 D6 PIT 
10 D5 CONTROL 





Note that the 8253 data lines are numbered DO - D7 where the D7 
is the most significant bit. By contrast, the Data General.bit 
numbering convention has bit Oas the most significant bit. Thus 
the 8253 control word received from the microNova, is found in 
bits 8-15 with bit 8 as the most significant bit. 
Since only counter# 0 is used, the bits 8 and 9 in the microNova 





TABLE 3 •TIME-BASE SELECT 
TIME-BASE BIT 5= TO BIT 6= Tl BIT 7= T2 
1 psec 0 0 0 
10 µsec 0 0 1 
100 µsec 0 1 0 
1 msec .0 1 1 
10 msec 1 0 0 
This time-base table can easily be extended to 100 msec and 1 sec 
without too much trouble, since using 3 bits to define a time scale 
allows for 7 different time bases and only the first 5 are presently 
being utilised. The addition of these extra two time-bases would 
only require the installation of two decade counters in the 
clock circuitry. 
TABLE .4. MODE SELECT 
MODE BIT 3= MO BIT 4 = Ml 
1 0 1 
2 1 0 
2.3.2. INPUT REGISTER - STATUS REGISTER 
This register has generally the same format as the 
Mode Register has for the SETUP word . The only difference 
in the format, is the use of Bits O, 1 and 2 as status 




TABLE 5. STATUS REGISTER FORMAT 
2.3.3. 
BIT FUNCTION 
0 Clock overrun flag } Status 1 External interrupt flag flags 















The order of the status flags facilitate interrogation 
of the status register. The method of status 
interrogation is discussed later under PIT software. 
OUTPUT REGISTER B - INPUT DATA REGISTER 
.. 
This 16-bit register stores the initial count value, TIME, 
it receives from the microNova for loading to the PIT. 
The clock may be programmed to run for any length of 






INPUT REGISTER C - OUTPUT DATA REGISTER 
The current PIT value is latched in the 16-bit 
Output data register for transferance to the microNova. 
Care should be taken when loading the initial count 
value. Although the 8253 timer accepts a 16-bit number 
as an unsigned number, bit O is used by the microNova 
as a sign bit. 
This will cause complications if the initial count value 
has bit O = 1 and is subsequently used in an arithmetic 
operation. 
The Input Register Band the Output Register Care not 
used, so DIB and DOC are not valid for the PIT, ie 
these control lines are not used • 
2.4. ERROR CONDITIONS 
2.4.1. 
These error conditions which are only relevant in MODE 1, 
the Event resettable Mode are the "clock overrun" error 
and the" event overrun II error. 
"CLOCK OVERRUN ERROR" 
This error condition arises if the terminal count is 
reached before a spike event occurs. The interface 
responds by 
a) Setting the clock overrun Status flag. 
b) Auto-restarting the PIT by automatically reloading 
Counter#. 0 and retriggering the timer. 










This error condition arises if a spike event occurs 
while the EXTERNAL INTERRUPT flag is still set from 
a previous spike event, ie the latched value was not 
read yet. The previously latched value will be lost 
and replaced by the new elapsed time. The LOST DATA 
flag is set by the second spike event and the timer 
is auto-restarted. 
CLEARING, INITIALISING, STARTING AND READING THE PIT 
CLEAR or IORST causes a general reset. 
This results in BUSY= 0 and DONE= 0 flag settings. 
The PIT is initialised by loading the Mode Register 
with a SETUP word via a DOA instruction. 
The counter then receives its initial count value 
in the Input Data Register via a DOB instruction. A 
new count value can be loaded at any time after the 
PIT has been initialised. 
START sets BUSY = 1 and DONE = O. 
The first START pulse after a CLEAR or IORST activates the 
PIT. Once started the PIT does an auto-restart every 
time it reaches its terminal count or receives an 
EXTERNAL INTERRUPT. 
The restart after an interrupt is performed a soon as 
the current time of the PIT is latched in the Output 
Data Register. 
One of the reasons for using the INS 8253, that was 
not mentioned before, is that the automatic reloading 
of the counter(# 0) does not require computer intervention~ 
No computer - PIT data transfer is needed since a positive 
transition on the GATE input resets the counter to its 
originally loaded value. This cuts down in the number 
of computer instructions in the servicing routine and · 




All subsequent START pulses after a DONE= 1 state, 
will have no effect on the timer. These subsequent 
START pulses do however reset the BUSY and DONE 
flags (BUSY =1, DONE =O) since they are part of 
the microNova GPI 
READING THE PIT 
a) Status Register 
Reading the Status Register of the PIT by computer 
requires a DIA instruction. This is useful for 
testing purposes and is included in the testing 
software which will be discussed later. 
b) Output Data Register 
In order to read the PIT II on the fly 11 , ie not to 
interfere. with the counting cycle, it has to be 
issued with a special control word, ie the FLY word. 
via a DOA · instruction. 
The current PIT value is latched by an EXTERNAL INTERRUPT or 
a NIOP instruction. 
The latched time is then read by the microNova via a 
DIC instruction which transfers the latched time from 
the PIT to a specified accumulator. The time that is 
read is not the elapsed time but the initial count value 




3 • DESIGN OF PIT COMPONENTS 
3 .1. DEVICE I/0 REGISTERS 
f - - - - -
OUTPUT 
DtS,.81..~ 2. 








8. bit 0/p 
- _, 
FIG.12 A typical Interface Register 
The four interface registers, each consists of two 74LS374 
Tri-state octal D-type flip-flops, see FIG.12. 
Each of these latches have two control inputs, viz. CLOCK and 
OUTPUT DISABLE. Data at the D-inputs, meeting the setup and 
hold time requirements, is transfered to the Q outputs on positive 
transitions of the CLOCK input. When a high logic level is applied 
to the OUTPUT DISABLE i-nput, all outputs go to a high impedance 
state, regardless of the state of the storage elements. 
Use is made of this feature to gate data from the two Output 
Registers, ie.the Mode Register and the Input Data Register to 
the PIT, thus allowing a 16-bit data word onto a 8-bit bus as 
two s·equential 8-bit data words. 
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a) MODE REGISTER ( OUTPUT REGISTER A) 
The Mode Register consists of two 74LS374 tri-state octal 
D-type flip-flops. Each of these constitute a 8-bit byte. 
In this application the octal flip-flop representing the 
LS byte of the Mode Register is called 0/P REG 1A while 
the one representing the MS byte is called 0/P REG 2A. 
These are shown in FIG.13 as IC 21 and IC 22 respectively. 
The two octal flip-flops are loaded simultaneously from the 
GPI Data bus via an inverted DOA signal. 
' The LS byte octal flip -flop has a signal line called 1A, 
connected to its OUTPUT DISABLE terminal. When this signal 
is asserted (lA=OV), the outputs of the octal flip-flop 
are gated onto the PIT data bus. 
The MS byte octal flip-flop that contains the mode select 
and time-base select bits has its OUTPUT DISABLE terminal 
tied to ground so that the outputs are never in the high 
impedance state but always in the state of storage elements. 
The mode select outputs are called M> and Ml while the 
time-base select outputs are called TO, Tl and T2. 
b) INPUT DATA REGISTER (OUTPUT REGISTER B) 
This register like the Mode Register, consists of two 74LS374 
octal D-type flip-flops. The octal flip-flop representing the 
LS byte of a 16-bit word is called 0/P REG 1B, while the one 
representing the MS byte is called 0/P REG 2B. In FIG.13 
0/P REG 2A and O/P REG 2B are represented by IC 19 and IC 20 
respectively. The two flip-flops are loaded simultaneously 
~ 
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DO 1 2 3 I. 5 6 7 
PIT DATA BUS 
> 
c) 
The LS byte flip-flop has a signal line, 1B, connected · 
to its OUTPUT DISABLE terminal while the MS byte has a , 
signal line, 2B, connected to its OUTPUT DISABLE terminal. 
The 1B and 2B signals are asserted sequentially; this 
allows for the sequential gating of the outputs of 
0/P REG 1B and 0/P REG 2B respectively, onto the PIT 
data bus. 
STATUS REGISTER (INPUT REGISTER A) 
This register consists of two 74LS374 octal D-type flip-flops 
which are called I/P REG 1A and I/P REG 2A. 
These two octal flip-flops are used to latch the 13 LS bits 
of the SETUP word when it is loaded into the Mode Register. 
The MS byte, ie the 5 MS bits, is handled by the I/P REG 1A. 
These registers represented in FIG. 14 by the IC 24 and 
TC 23 re~pectively. 
The inputs of these octal flip-flops are connected to the 
GPI data bus and they are clocked by the same inverted DOA 
signal as the Mode Register. The outputs of these flip-flops 
feed,via 13 open-collector TTL drivers onto the GPI data bus. 
This register is used to check the loaded SETUP word. 
The OUTPUT DISABLE terminals of both octal flip-flops are 
grounded so that the outputs represent the state of storage 
elements. 
The 16-bit input to the GPI data bus is completed by the three 
status flip~flops, viz. CLOCK OVERRUN, EXTERNAL INTERRUPT and 
LOST DATA ' which feed · into the 3 MS open-collector TTL drivers. 
These 16 open-collector TTL drivers, which are shown in FIG. 14 
as IC's 31, 32, 33 and 34, allows status data onto the GPI 
via a DIA instruction. 
NOTE: Open collector drivers are specified requirements for the 
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d) OUTPUT DATA REGISTER (INPUT REGISTER C) 
This register consists of two 74LS374 octal D-type 
flip-flops, I/P REG 1C and I/P REG 2C which are shown 
in FIG. 15 as IC 26 and IC 25 respectively. These two 
flip-flops are used to latch the current time of the 
PIT wµenever an event occurs or the PIT is pulsed. The 
inputs of these two octal flip-flops are connected to the 
PIT data bus, and I/P REG 1C and I/P REG 2C are clocked 
sequentially by signals S1 and S2 respectively. This 
allows the two 8-bit bytes from the PIT to be arranged 
as a 16-bit word for the GPI data bus. 
The OUTPUT DISABLE terminal of both the octal flip-flops 
are grounded so that the outputs represent the state of 
the storage elements. The outputs of the flip-flops feed 
onto the GPI data bus via 16-open-collector TTL drivers 
which are represented in FIG. 15 by IC's 27, 28, 29 and 
30. Data from this register is loaded onto the GPI bus 





DO 1 2 3 h 5 6 7 















































FIG. 15 OUTPUT DATA REGISTER 
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FIG . 16 Schematic diagram of Command Interpreter 
and Timing waveform generator 
There are three instances when timing waveforms need to be 
generated. These correspond to the inputs to the Command 
Interpreter, FIG. 16 and are given as : 
a) Loading the PIT CONTROL WORD into the 8253 timer via 
a DOA signal. 
b) Loading the initial count, TIME into the 8253 timer 
via a DOB sig~al. 
c) Reading the current value of the PIT via a PLS signal. 
At first it was decided to generate timing waveforms by using 
monostables. However these these monostables are dependent 
on resistive arid capacitive components which are unreliable 
if precise timing is required. 





It was then decided to generate timing waveforms by counting MCLOCK 
(a GPI signal line) pulses via a 6-stage ring counter. The 
unique out states produced by the ring counter are decoded 
to generate specific signals. This method is similar to the 
one used by Waterfall (1979) in interfacing a 16-bit IBM computer 
to a 24-bit Ferranti Display Control Module (two non compatible 
parallel equipment). 
The timing waveforms that were ,decided upon, meet the INS 8253 
manufacturers I/0 specifications, eg the RD and WR pulse width 
exceeds the specified minimum of 400 ns. The signals that are 
used to enable the outputs of registers, which load data onto 
the PIT data bus, meet the setup and hold time requirements of 
the 8253 bus. 






TABLE 6: RING COUNTER OUTPUT STATES 
COUNT .Ql ~ fil ~ .Q2. .Q2. 
0 0 0 0 0 0 '°" 1 1 0 0 0 0 0 
2 1 1 0 0 0 0 
3 1 1 1 ~ 0 ~ 
4 1 1 1 1 0 0 
5 1 1 1 1 1 0 
6 1 1 1 111 1 (0 
7 0 1 1 1 1 1 
8 0 0 1 1 1 1 
9 0 0 0 \V 1 ~ 
10 0 0 0 0 1 1 
11 0 0 0 0 0 1 
12 0 0 0 0 0 0 
0 = is used to generate RD or WR signals 
D = is used to enable register outputs 
Four unique states, as shown in 'TABLE 6 are used to generate 
the generalised timing waveforms. These states give rise to 
the following signals : 
WRl = Q4. Q6 = Q4 + Q6 
OPl = Q5. Q6 = Q5 + Q6 
WR2 ·- Q4. Q6 
OP2 - Q5. Q6 SEE FIG. 17 
WRl and wiu, each of which are 480 nsec negative going pulses 
WR and RD pulses for the 8253, while 
OPl and OP2, each of which are 600 nsec negative going pulses 










































































































































































































































load data into the 8253 timer. The signals are manipulated 
by the Command Interpreter according to the type of signal 
it receives, FIG•s 18 and 19. 
When only one WR pulse is required the CLOCK is disabled by 
the RSET signal after the count of 5, see FIG. 20 • 
However if a normal transfer, ie loading or reading two 
8-bit words occur the CLOCK is only disabled after the 
count of 11. 
a) LOADING THE PIT CONTROL WORD 
The PIT CONTROL Word is the LS byte of the SETUP word which 
is loaded into the Mode Register via a DOA instrµction. 
The timing waveforms that are initiated by the DOA instruction 
are given in FIG. 21. 
The DOA signal enables the clock by clocking a flip-flop 
IC ll(a) in FIG. 18 causing the output EA to go a high logic 
level ("HI"). EA causes the clock to pulse the ring counter. 
These pulses are shown as CLOCK in FIG. 18 • Since the PIT 
CONTROL WORD transfer is only one 8-bit word transfer, only 
one WR pulse is required to load the word into the 8253 timer. 
The data is setup for loading by enabling the output of the 
0/P REG 1A. The signal 1A, a derivative of 0/P 1, is used 
to enable the 0/P REG 1A output. The data is then written 
into the 8253 by the positive edge of the WR pulse. The 
timing sequence is terminated at the count of 5. 
b) LOADING THE INITIAL COUNT, TIME 
The initial count is loaded into the INPUT DATA REGISTER via 
a DOB instruction. This DOB instruction initiates the timing 
waveforms that are shown in FIG. 22. 
The DOB signal clocks the flip-flop IC ll(b), FIG. 18, causing 
the ·6utput EB to go HI . This enables the CLOCK to pulse 
the ring counter. The generalised waveforms are generated 
and the Command Interpreter converts these waveforms into 
1B, 2B and WR signals, FIG.19 • WR consists of the two 
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The signal 1B enables the outputs of 0/P REG 1B and WR1 
writes the LS byte of data into the 8253 timer. 
The signal 2B enables the outputs of 0/P REG 2B and 
WR2 then writes the MS byte of data into the 8253 
timer. 
The CLOCK is disabled on the count of 11. 
c) READING THE PIT 
The PLS signal that comes from the interrupt circuitry 
is used to read the PIT. 
When this signal is asserted IC 12(a) FIG.18 is -clocked 
causing EC to go HI. The CLOCK is enabled by this causing 
it to pulse the ring counter. The generalised signals 
WRl and WR2 are converted by the Conunand Interpreter to 
RD signal consisting of two pulses, See FIG. 19. 
Data becomes valid on the PIT data bus and remains valid 
for 125 nsec after each RD pulse. The positive going 
edge of each RD pulse is then used to trigger a 100 nsec 
monostable. 
The output pulses of the monostable are gated to the two 
octal flip-flop clock inputs as Sl.and S2 by the OP1 and 
OP2 signals respectively. (FIG.19) 
The clock is disabled on the count of 11. 
A diagram of the Conunand Interpreter resetting circuit 
is given in FIG.20. 
This circuit initiates the count of 5 and count of 11 reset. 
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3.3. INTERRUPf CIRCUITRY 
The circuitry, FIG.24 
BUSY and DONE flags. 
involves the setting of the interface 
The BUSY and DONE flags exist in the 
GPI IOC and are set via the SET BUSY and SET DONE signals 
respectively. 
The setting of the DONE flag is used to interrupt the CPU, 
thus allowing it to jump to an interrupt handler routine. 
The BUSY and DONE flags are cleared or set to zero, by 
the CLR and IORST signals when requested by the program. 
The STRT signal is used to set the BUSY flag to 1. 
Only two signals can set the DONE flag. These are the 
EXTERNAL INTERRUPf signal, which is asserted when an 
event occurs, and the CLOCK OVERRUN signal, which is asserted 
when a positive transmission occurs at the OUT O terminal 
of the 8253 timer. The EXTERNAL INTERRUPf signal can only 
set the DONE flag in Mode 1 ie when Ml= 1. This allows 
for uninterrupted counting in Mode 2. The BUSY flag must 
be set before the DONE flag can be set. 
3 • 4. GATING (TRIGGER) CIRCUIT 
A diagram of the trigger circuit is give in FIG.25. 
The fa Bowing signals start/ restart the 8253 timer. 
i) START 
ii) CLOCK OVERRUN 
iii) Sl 



















































































































































































































































































































































































































i) The START signal is only effective after a CLEAR or 
a IORST signal. 
In mode 1, ie MO= O. START results in the signal 
GATE,being a positive pulse, the positive rising edge 
of which is used to trigger the 8253 timer, causing it 
to start counting down from its initial count value. 
However in the Mode 2, ie M) = 1, START causes the output 
of IC. 48b to follow its input M)=l and remain in that 
"Hl" state. This meets the requirements for the 8253 
Mode 2 operation. If the DONE flag is set, START has 
no effect on the 8253 : this is to allow for Mode 2 
effects. 
ii) When the CLOCK OVERRUN flag is set , the positive transition 
triggers a monostable, IC 53 and this results in the GATE 
signal being a 100ns pulse. The positive rising edge of 
this pulse is used to trigger the 8253 timer causing it 
to reload its initial count value and start counting 
down again. 
iii) Each time the PIT is read after an EXTERNAL INTERRUPr, the 
two latching signals Sl and S2 are generated. S2 is used to 
retrigger the 8253 via a monostable (100ns pulse) to start 
a new timing cycle. This method restart is only possible 
in Mode 1, ie when Ml = 1. 
When a NIOP is asserted the data is read from the PIT but 
the clock carries on unaffected by the "READ" 
iv) When the LOST DATA flag is set, ie. if an event occurs 
while the EXTERNAL INTERRUPI' flag is still set from a 
previous event, the positive transition is used to restart 
the 8253 pulse from monostable IC 52, FIG.25. 
- 66 -
The LOST DATA flag is generated by 
PRESE1 
the following circuit 
-1- 5V EXT INT~--, 
J a~~~~~--.__ __ ---LOST DATA 
EVEN1 '>---+--iCLOCK 
K 
The JK flip-flop, IC 54(a) in FIG. 25 is preset so that 
its output Q is High. When an event clacks the flip-flop, 
the output Q goes low. However if the next event occurs before 
the flip-flop is preset again, the output of the flip-flop 
will go high. This state in the presence of an uncleared 
EXTERNAL INTERRUPI' flag, (from the previous event) results 
in the LOST DATA flag being set. 
Note that in Mode 2, all the restarting features become redundant. 
Since any START pulse in Mode 2 will result in the GATE signal" 
remaining high due to the flip-flop !C 48b in FIG. 25. 
3 .• 5. CRYSTAL CONTROLLED CLOCK CIRCUIT 
The 1MHz crystal oscillator, which consists of IC 40 and 
related components is shown in FIG. 26 • The output of the 
oscillator which is TTL compatible is fed into 4 divide by 
10 di viders giving a 100Hz signal at the end of the dividers. 
The 5 outputs, ie clock signal and four signals from the 
dividers are fed to a time-base select circuit comprising 
of IC45, IC47 (c) and (d), IC41 (b),(c) and (d), and IC46. 
The time-base is selected by three inputs TO, Tl and T2 which 
feed into IC45,a 4 to 16 line decoder. These inputs are 
specified in the PIT SETUP word • 
. , 
The output of of IC46, XCLOCK, clocks the 8253 counter# 0 
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The PIT is prograrraned in D.G. Assembler language. All the 
programs discussed here -were developed on the Eclipse 
and then down line loaded to the microNova, to which the 
PIT is interfaced. The initialisation section of all the 
PIT programs are the same. This section involves the loading 
of a control word to the 8253, loading the initial 
count value and loading a "read on the fly" word. Programs 
only differ in the routines they perform,when requested to do so. 
A quick reference to the PIT SETUP control words, for operating 
in either the Elapsed-time timer or count down modes is given in 
TABLE 7 • The control words are given in OCTAL. The read on 
the fly word "FLY" is the same as the SETUP word, except for 
bits 10 and 11 which are set to zeroes in the FLY word. 
The FLY word contains Mode and time-base information. 
TABLE 7 • , QUICK SETUP WORDS 
MODE TIME-BASE SETUP WORD CORRESPONDING FLY WORD 
1 psec 04062 04002 
10 psec 04462 04402 
1 100 rsec 05062 05002 
1 msec 05462 05402 
10 msec 06062 06002 
1 psec 10064 10004 
10 psec 10464 10404 
2 100 psec 11064 11004 
1 msec 11464 11404 
10 msec 12064 12004 
- 69 -












INT E: R._R.\Jf'T 
1lOUT1Nf: 





ETIM. SR PROGRAM FOR TESTING PIT IN ELAPSED-TIME TIMER MODE 
This program halts on error, or at checkpoint where status 
registers can be interrogated. When the DONE flag is set 
to 11 111 or BUSY goes low, due to the occurrence of an event or 
· clock : overrun, this Status Register (REGISTER A) is 
interrogated to determine the source of interrupt. This is 
done by repeatedly rotating the accumulator, into which 
Register A was loaded, to the left and examining the carry bit. 
-~ CAR.RY BIT 
"t---tCLI( e~,- L.OS1 
OVR.IIJ INT DA7A 
s,r o 2 
REGISTER A 
,s 
The program then executes a specific routine for each type 
of interrupt. 
Since the value that is read from the PIT is the initial count 
.value decremented by a certain number of clock pulses, the real 
elapsed time is the initial count, TIME minus the read time. 
The program is described in the following flow chart • 
.START" 





I: l(TRA = ¢ 





£. "tTAA + TM£ 
R£AD STATUS 
R.E G,/5 T€.R.. 














The interrupt testing routines are given at the start of 
the ETIM.SR program. 




PIT. SR PULSED TIMER IN COUNT DOWN MODE 
The PIT is initialised for Mode 2 and pulsed according 
to a counting cycle. 
PIT.SR FLOW CHART 
START 
INITIALISE PIT 




PULS(= Pr T 









This program is used to test the N!OP pulsing feature of 




KPIT.SR PROGRAM FOR DEMONSTRATING PIT INTERRUPTS 
This program operates in both modes 1 and 2. 
In• mode 1 it stores the elapsed time at incrementing 
addresses in RAM. Each time an event occurs (Mode 1) 
or the clock overruns (mode 2), the program puts out a 
character onto the VDU screen 
KPIT. SR FLOWCHART 
START 
INITIALI 5f: f' IT 
DuMM'f :: CNT 
~TA. R.T f' IT 
'{€.S 
Jt€A.D 






INTV. SR PROGRAM TO MONITOR MJLTIPLE ELECTRODES FOR 
OCCURRENCE OF NEURONAL SPIKES 
This program monitors the Digital Interface of the microNova. 
When a zero to,.one transition occurs on any one of the 16 input 
lines, ie a spike event (EXTERNAL INTERRUPT) occurs, the 
digital input status and the elapsed time since the last 
event are stored as a couplet in a buffer. 
This program is vitually the same as the one for ETIM.SR. 
The only difference is that when the PIT is read for each 
event, the current status of the digital interface is also 
stored. 





PITCB.SR and PTCONT.SR are two programs that were developed 
for collecting spike train data. Both these programs monitor 
a 16 line digital interface and whenever a transition occurs 
on any one of these lines, the digital input status and the 
elapsed time since the last event are written into a circular 
buffer. 
PITCB.SR records data for a specific number of events as specified 
by a binary reader program called BINRDT. 
PTCONT.SR records data over a specific time period as specified 
by a binary reader program BINRDC. Both binary reader programs 
were written by Dr. Rod Douglas and are part of a library of 
programs used in neuronal spike data analysis. 
The PITCB.SR and PTCONT.SR have PIT initialisation routines 
that are used to select the PIT mode of operation and clock 
time-base. · 
INFPT.SR serves as an interrupt handler for the circular buffer 
and the digital interface and PIT user routines, ie PITCB.SR and 
PTCONT .SR • 
PITCB.SR and PTCONT.SR, when requested, write data to a circular 
buffer. The circular buffer routine was written by Dr. Rod Douglas 
and is part of the library of programs used in neuronal spike 
data analysis. Data is read from the circular buffer to the 
host computer (Eclipse) via a BINRDT or BINRDC binary reader 
routines. 
The user routines of PITCB.SR and PTCONT.SR are similar to that 
of the · te§ting program ETIM.SR 
PIT CALIBRATION TEST 
The PIT was initialised for Mode 1 and time-base 100 usec. A 
Hewlett Packard Pulse Generator was then used to provide an 
input signal, representing a regular spike train, to the PIT. 
" 
The pulse period . of the pulse generator was·· varied ·, arld .. inter.-pulse 
interval data was recorded for pulse periods of 10,16 msec. 
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• 
49,46 msec and 100,52 msec as measured in a Monsanto 
Programmable counter/timer. These were stored in files 
P~Rl0.16 PER49.46 and . PERl00.52 respectively. 
1. DATA ACQUISITION OF A SPECIFIED NUMBER OF SPIKE EVENTS 
This data was read using the BINRDT program with PITCB.SR. 
Graphs of Interval Duration versus Interval Number, the 
first order interval histogram and the auto correlation 
histogram were plotted for each of these pulse periods. 
The graphs are labelled with the file name being specified 
as the cell number. 
2. 
These graphs are found in Appendix F. Due to problems 
with the computer real-time clock in the binary reader and 
circular buffer routines, the plots for short pulse periods 
show irregularities. However for higher pulse periods the 
plot of interval duration vs interval is constant as a 
value equivalent to the pulse period. The first order 
interval histogram shows a si~gle spike at a interval 
length equivalent to the pulse period. 
The single spike in the interval histogram and the high 
degree of correlation in the autocorrelation histogram show 
that the data originates from some deterministic process, viz . 
the pulse generator. 
CONTINUOUS DATA ACQUISITION 
Using the PTCONT.SR routine, continuous acquisition of 
generated pulse data was performed by the BINRDC binary reader. 
This was performed for pulse frequencies of 10 Hz and 40 Hz. 
Graph of event frequency vs time were plotted over 4 mins for 
each of the above frequencies. 
The average event frequency as seen from the graphs compare well to 
the actual setting of the pulse generator, as measured on the 




SPIKE TRAIN DATA COLLECTION RUN 
Using the PITCB.SR routine as in the PIT calibration test, 
data was collected from a neuronal spike train input. The 
BINRDT binary reader was used to load 2048 couplets of data 
each time at time O mms, 5 mins, 10 mins, 15 mins, 40 mins. 
These batches of data were stored in files DATAO, DATA5, 
DATA 10 DATA 15 and DATA 40 respectively. Plots of the graphs 
mentioned under the PIT calibration test were plotted for these 
sets of data. The resultant plots are shown in Appendix G • 
The graphs are labelled with the data file name being specified 
as the cell number. The tall spike in the first order histogram 
plots represent the firing of a single cell. Any smaller 
peaks are due to the discriminator . setting not being optimal. 
All the graphs discussed are generated by a program called 
CELLREPORT. The theory behind these graphs have been discussed 




The total cost of the PIT was less than R150.00. 
It is impossible to buy a machine as powerful as 
the PIT for that price. 
When comparing period measurements using the 
expensive Monsanto Programmable Counter/timer to 
that using the PIT, the PIT proved to be as efficient. 
This can be seen from the calibration graphs • 
The only problems experienced with the PIT at the moment 
is that of measuring very short intervals. This is not 
due to the PIT, but to the supporting Software which will 
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~~NaaonaJ t.iJ Semiconductor 
JULV1978 
iNS8253 Programmable lntervaJ Timer 
General Description 
The INS825319 n proornmmable tlmnrlcountor liovlco 
coritolnod In o stand;ircl, 24-pln dunl-ln-llrHl packaoo, 
Tho chip, which Is fRbrlcated using N-channel silicon 
gato tochnology, provides counting or time-out 
services In e microcomputer system. The various 
operating modes and other functional characterls• 
tics of the INS8253 are programmed by the system 
s'lftwrire . 
Th~ INS8253 provides thre'! ln<.J P. r~ndent 16-blt down 
counters, each of which Is capable of count rates in 
the range DC to 2MHz. Through software lnltlallza, 
!Ion , each counter can be made to operate In any on1:1 
of six modes. The modulus and counting system 
used are also specified by system software. The 
operating characteristics of any Individual counter 
can be modified by the software at any time to meet 
changing system requirements. 
The modulus of any given counter can be changed at 
the program's discretion by loading o new value Into 
Iha counter. A countor load operation may be limited 
to the counter's loast significant hyte or to Its most 
significant byte, or It may revise both halves of the 
counter. 
Count sequences may be In either binary or BCD. 
This choice Is also Individually specified for each 
counter by the software. 
INS8253 MICROBUS Configuration 
':.:r 
07 -00 
~-4A4 f Ul •OI 
M 
I ffii ffii 
C i'i1i n wn 




• A trade~ark of Na Ilona I Semico.nduc1or Corpolatlon. 
The contents of oach counter may be read ellher 
dlrnctly or tllrourih nn au~ll iory reglsl'!r, A dlrnct 
ro ,1cll11 ri of the countnr can bo mnd~ Wh'3novor tho 
countor Is lnhlbltod from counting . A count valuo can 
also be road without Interfering with the counting 
proce~s. This Is done by transferring the counter's 
current value to · an auxiliary roglster and then 
reading that register. This countor-to,reglater 
transfer can be executed without affecting th, 
normal count sequence. 
Features 
• 3 lndlvldually Programmable 16·8it Counter• 
• 6 Operating Modes 
• DC to 2MHz Count Rates 
• Individual Count Rate and Modulus for Each 
Counter 
• Selectable Counting System (Binary or BCO) for 
Each Counter 
• TRI -STATE·• TTL Drive Capablllty tot Bldlt1ot1Mal 
Data Bus 
• Single + 5 Volt Power Supply 
• 24·Pln Dual-ln·Llne Package 
• MICROausn,• Compallbl• 
INHm 
CL Kn -OAl!O -
01110 _.., 
Cl Kt - fADM 
CATEt - PEntPHERAL CONTROL OUTI i-- LOGIC 
CLK2 -GAT£2 -OUT2 ~ 

























.... -\ , ·• 
·~ ~ y 
-·-
Absolute Maximum Ratings 
Ambient Temperature Under Bias . .. .. .. . . . .... 0°Cto + 1o•c 
Maximum Volta(;e to Any Input 
w ith Respect to GND . ........... . .•. . . . . .. . . -0.5Vto + 7V 
Storage Temperature . . .. ........ .... .. . . -ss•cto +1so·c 
I 
' 
Power Dissipation . ... . ... . . . ... . ... ... . .... .... .... 1 Watt 
·: :. 
Note: Absolute maximum ratings indicate limits beyond which 
permanent damage may occur. Continuous operation at these 
limits Is not Intended and should be limited to those conditions 
specified under DC Electrical Characteristics. 
"-·· DC Electrical Characteristics 
(TA = 0 °C to ·t- 70 'C; Vee = 5V .ct 5%) 
--~-------- - .. .. -
Symbol Parameter Min Max Unit Tosi Conditions .... - .... .. V1L Input Low Voltage -0.5 0.8 V -- ------ ------ ·-·• •H--• .. 0•-• 
V1H Input High Voltage 2.2 Vee+ 0.5V V ·--·----- --·---- ·- ·---- ·-·--. . 
Vol Output Low Voltage 0.45 V Noto 1 
( 
---------· --- ---- ... ... . --
VoH Output High Volt age 2.4 V Noto 2 
·-----··-- --· - - .. 
l1L Input Load Current ± 10 ,,11 _v1N_ •.:__Vf :<: to o~ ·-----·- - .. 
loFL Output Float Leakage ±10 µA Vour "' Vee to OV 
Ice Vee Supply Current 140 mA 
Note 1: INS8253, IQL = 1.6mA. 
Note 2: INS8253, IQH = - 150~A. 
• 
Capacitance 
T,,. = 25°C; Vee = GND = ov. 
----~--·- - ---- -.,----,-- --,,------.,-- --------- - ------·-
Symbol Parameter Min Max Unit Test Conditions 
Input Capacitance 10 pF fc = 1MHz 














AC Electrical Characteristics 




Address Stable Before READ 
Address Hold Time for READ 
READ Pulse Width 
Data Delay from READ (Note 2) 







!Aw Address Stable Before WRITE 50 









tww WRITE Pulse Width 400 ns ~--~ - --·-=---=-----+-------1---------..L-----~ 
ns low Data S9tup Time for WRITE 300 
---------1-------- ---------~,.._-----+-------+---- -----J 
two Data Hotd Time for WRITE 40 
tRv Recovery Time Between WRITEs 1 
Note 1: AC timings measured at VoH = 2.2V, VoL = o.ev. 
Note 2: Test conditions: INS6253, CL = 100 pF. 
Input Waveforms for AC Tests 
'---------------' -----
"--------+-.J.X..._ __ _ 
~ 'AW--·- -+- 'WAI-
~~~~~ ' { ,----
DATA sus _ I x_ 




Ao.1, CS ==x l'-----
f.-•AR-i - ~ IRA 
~·+-DATA nus _____ H_l_z-----~.___Hi_-z __ 
RD 
READ TIMING 
Z.Z > TEST < 2.2 -







.... ..... ·• 
• I 
I• 
Clock and Gate Timing 
Symbol Parameter Min; Max Unit 
tcLK Clock Period 380 DC ns 
lpwH High Pulse Width .230 ns 
lpwL Low Pulse Width 150 ns 
IGw Gate Width High 150 ns 
tGL Gate Width Low 100 ns 
!Gs Gate Setup Time to CLK t 100 ns 
IGH Gate Hold Time After CLK t 50 ns 
too Output Delay From CLK l 400 ns (Nata I) 
tooG Output Delay From Gate l 300 ns (Note 1) 
• Note 1: Test conditions: INS8253, CL = 100pF . 
( 
' 
CLK -H -•PWL-- l'CLK~ 'GS! Ir _J . ~ t"\J._ ~- - -
I "' 1- , , 1-·- '"" 
GATE 0 
I -,~ - ----- •uw ··-~ / 
IGH-- -•GL,..j -•oo-J 





















.------ ·--------------- -- -- ·------·-
'1 
















ji'IIB~2~~ function?: Pi" :Joscription 
The following describes the functions of all INS8253 
Input/output pins. Some of these descriptions refer 
to internal circuits . 
NOTE 
In the follow ing descriptions, a low represents 
a logic O (0 Volt, nominal) and a high represents 
a logic 1 ( + 2.4 Volts, nominal). 
INPUT SIGNALS 
Chip Select (CS): When low, the chip Is selected. This 
enables communication between the INS8253 and 
the microprocessor. 
Read (RO): When low, allows the microprocessor to 
read contents of counter specif ied by AO, A 1. 
Write (WR): When low, writes control word Into 
control word regi ster or loacl s new count value Into 
::;o loclod counl or. Oo~tln rt llnn o f <1 11 111 (conll ol word 
roglstor or counlor 0, I or 2) l!l spoclllocJ by /\0, /\ 1. 
AO, A1 : These Inputs are used to select one of the 
counters for reading or writing or to select the 
control word register for writing . AO, A1 may be con· 




.!,!.!!.GATE 0 D 
1101 
OUT 0 
r-r= ~CLK I 











NOTE: APPLICABLE PINO UT NUMBERS 
ARE INCLUDED WITHIN 
PARENTHESES . 
Clock (CLl\' .. CLK2): F.~~h cou'lter has a s·ep:irate 
clock lnf)u: tnat driv"~ :~,e cuu;1ter. 
Gate (Gate 0-Gate 2): Each counter Is Individually 
controlled by a separate Gate Input (1 = enable, O = 
Inhibit). In some modes, the positive edge of Gate Is 
used to Initi ate the count ing process. Spoclflc uso of 
Gato depends on the counter·~ operntlng modo. 
Details are provided In the section entitled INS8253 
Programming. 
OUTPUT SIGNALS 
Output (Out 0-0ut 2): Each counter has a single output 
that indicates whether or not the counter has reached Its 
terminal count. Specific operation or this output 
depends on the counter's mode. Details are provided In 
the section entitled INS8253 Programming . 
INPUT/OUTPUT f.lONALS 
Dalo (U7 - DO) Uus: I l its bu ti , which comprl uos nluht 
TRI -STATE Input/output lines, provides for bldlroc· 
tlonal communicat ion between the INS8253 and the 
microprocessor. Control words and count value 
bytes are transferred over these lines. 
, .. j 












01 CLK Z 
00 OUT Z 
CLK 0 GATE2 
OUT 0 10 CLK 1 
GATE 0 11 GATE 1 
GNO IZ 13 OUT 1 
INS8253 Programming 
This section provides basic information for program· 
ming the INS8253 and describes the methods for 
read ing counter status. Table 1 summarizes the 
control slqnals needed to '."rite cc-;,1mand worr':, 1rlj 
,,ew c·,um ~alues ln:o the 1Nsa2:;3 and to '""j the 
contents of Individual counters. 
hhlrt 1. 1111• r:0111,01 lot ING01~J 1/0 o,,"'""""• 
Output Oporntlons cs w11 
LOAD COUNTER 0 . 0 0 
LOAD COUNTER 1 0 0 
LOAD COUNTER 2 0 0 
WAITE CONTROL WORD 0 0 
Input Operations 
READ COUNTER 0 
READ COUNTER 1 




51 I Lr. I 1:IIIINl LIi 
00 · CIIIINll 11 0 
01 r.nllNll II I 
10 - COIJN1LH Z 
11 - NOT VALID 




0 0 0 
0 0 1 
0 0 
ll (M/1.DAU 
no . lAl CII CUIINT 
01 - IICAIJ /1 OAD 
LSR ONLY 
10 - RCAU /LOAO 
MSR ornv 
11 - RCAO /LOAO LSB 
rrnsT. MSO NEXT 
WRITING CONTROL WORDS 
Each counter's mode and count ing system (binary or 
BCD) are specified by an eight-bit control word. See 
figure 1. An 1/0 write operation with AO, A 1 = 11 will 
load the control word into the control word register. 
The control word contains four fields: 
• D7, 06 (SC1 , SCO) - This field specifies which 
counter will be affected by the other control fields. 
• D5, 04 (AL 1, ALO) - A bit pattern of 00 In this field 
causes lhe contents of the selected counter to be 
latched In an auxiliary register. The count value 
can then be read without Inhibiting the counter. 
The other three bit patterns specify which byte(s) 
of the selected counter will be affected by any 
subsequent read/write operat ions addressed to 
that counter. 
• D3, D2, 01 (M2, M1, MO) - Th is f ield specifies the 
mode of operat ion for the selected counter. 
• DO (BCD) - This one-bit field specifies the 
counting system to be used by the selected 
counter. 
Any time after a coun'P., Is Initi al ized by a comrol wurd, 
its Initial count val ue can be loaded. This is done by 
means of a write opera tion add,o:;sed to tll at counter. 
rx, 11111 :, 1110 nlvPn 111 11111 r. ,•r. tton 1·11till1Jrf l.011rflnn t11illnl 
Cn 1111l V11luo . 
Programming of the three counters can be executed In 
any sequence, with only two requ irements . 
1. A counter must be issued a control word before It is 
given an initial count value. 
2. Read and write operat ions addressed to a counter 
must conform to the byte-selection rules specified by 
the AL 1, ALO field in the control word. For example, If · 
the counter's RU, ALO bits = 10, subsequent counter 
load operations addressed to that counter must be 
intended for the most significant byte only. 
MOIIE 
000 - MOOE 0 
onr - MUOE 1 
,10 - MODE Z 
,11 - MODE J 
100 - MODE 4 




























COUNTER MODE DESCRIPTIONS 
Flguro 2 provides timing Information for the six 
INS8253 operating modes. 
• Mode 0, Timed Interrupt - In this mode, OUT goes 
low when the mode Is set. The counter begins 
counting CLK cycles when the count Is loaded. 
OUT remains low until the termin;1I count Is 
roached, at which point it goes high and remains 
high until ei ther tho mode or count is reloaded. 
The gato Input will Inhibit the count when low. 
If the counter is loaded with a new value during a 
count cycle, counting will stop when the first byte 
Is loaded and will begin decrementing from the 
new value after the second byte Is loaded. 
• Mode 1, Retriggerable One Shot - In this mode, 
OUT goes low on the first CLK alter a rising transl· 
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Gate can be used to retrigger the counter. Each 
positive transition of Gate causes the counter to 
begin decrementing from the initial count value. 
If a new initial count value is loaded during a 
count cycle , the new value will not take effect until 
the next rising transition of Gate. 
• Mode 2, Rate Generator - In this mode, OUT goes 
low for one CLK cycle at the end of each count 
sequence. The leading edge of each pulse occurs 
at the start of the terminal CLK cycle. The counter 
will repeat count sequences as long as Gate 
remains high . Any positive transition of Gate will 
start a new count sequence al the Initial count 
value. This allows the counter to be synchronized 
by Gate. 
If a new initial count value is loaded during a 
count sequence, the current sequence will run to 
completion and the following sequence will then 
start at the new Initial count value. 
MODE 3 
CLOCK 
OUTPUT 111 • •I 
OUTPUT In • SI 
OU1'UT In • 41 









OUTPUT 111 .. 41 
LJ 
4 4 l I 1 0 
___r-
• l Z 1 0 
GATE~ 
• J 4 J 2 1 0 
OUTPUT I"• 4) 
Flguro 2. Modo Timing Wavalorma -·--------- ----·-----:;------------_J 7 
·, 
• 










• Mode 3, Square Wave Generator - In thi s m
ode, 
the counter generates a square wave signal at t
he 
OUT pin so long as Gate remains high . The peri
od 
of the square wave is equal to one count cycle
. If 
t:"e inllial count value Is even , OUT will be high 
for 
the first ha l f of each count sequence and lo
w 
during each second half. For an odd count, OUT
 is 
high for (N + 1)/2 counts and low for (N - 1)12 
counts. 
If a new ini t ial count value Is loaded during
 a 
:ount seq·;ence, the current sequence will run 
to 
corrplat :·) , and ttie following SPqu;,nc~ will th
en 
start at the new ini tial count value. 
Any positive tran sition of Gate will start a new
 
count seq uence at the Initial count value. Th
is 
allows the counter to be synchronized by Gate
. 
• Mode 4, Software Tr iggered Strobe - In this m
ode, 
OUT is normally high and goes low for one CLK cyc
le 
after the terminal count is reached. Counting 
Is 
enabled when Gate Is high . Counting is initiated 
by 
loading the modulus. 
If a new initial count value is loaded during
 a 
count sequence, the current sequence will run 
to 
completion and the fo llowing sequence will th
en 
start at the new initial count value. 
A low on the Gate input inhibits the count. 
• Mode 5. Hardware Tr iggered Strobe - In thi
s 
mode, any posit ive tran sition of Gate will initiate
 a 
new count sequence. OUT then goes low for o
ne 
CLK cycle when the terminal coun t is reached. 
LOADING INITIAL COUNT VALUE 
!each count~r·s modu'•;s is determined by prese
tting 
1110 counte r :o t' · de .,ired value. Th is is don
e by 
Means of one or two 110 wri te opera tions wit h Al , 
J.\u 
select ing the coun ter to be prese t. The virito o
pera· 
t ion loads :he contents of th e data bus (07 - 00
) into 
:he upper or lower half of th e selected counte
r, as 
determ ined by the cont ro l word's Rl1 , ALO 
fi eld . 
Figure 3 summari zes the various counter loa
ding 
conditions . 
After a counter's ini t ial count valuo is loaded,
 it is 
ready for operation in th e specified mode. It b
egins 
counting CLK cyc les when its Gate input goes 
high . 
!each CLK decrements the enabled counter by
 one 
un til tho full coun t cycle has boon complo ted. 
The lnlllal cou nt valuo of ilny count or con ho cha
ngutJ 
by loading a new value into the coun ter' s: 
• LSB on ly (RL1 , ALO = 01), 
• MSB on ly (RL 1, ALO = 10), or 
.. LSB first, and then MSB (RL1, RLO = 11). 
8 
Read/Load 
Conditions Effect of Subsequent Write Opera
tion 
RL 1 RLO 
0 WR loads 07 - DO Into LSB of count
er 
selected by A 1, AO.• 
0 WR loads 07 - 00 Into MSB of counter 
selected by Al , AO. 
First WR loads 07 - 00 Into LSB of 
counter selected by Al, AO. Next WR 





Solocts Countur 0 
Selects Counter 1 
Solec ts Coun ter 2 
Figure 3. Initial Count loading Surnmary 
READING COUNT VALUES 
The current sta tus of a coun t sequence ca
n be 
examined at any t ime by the program. Th is ca
n be 
done either by read ing tho counter contonts dir
ec tly 
or by latching the counter contents Into an aux
iliary 
register and then reading that reg is ter . 
A counter can be read directly with the following
 bus 
conditions: 
To Read Counter 0 
To Read Counter 1 
To Read Coun ter 2 
RD Al AO 
0 0 0 
0 0 
0 0 
The count should remain stable during direct rea
ding 
of a coun ter. Stability Is assured by holding the 
Gato 
input low or inhibillng the CLK input (by mean
s of 
external logic) for the duration of the read opera
ti on. 
Counter status can also be sampled wi
thout 
inhibi ting the coun t sequence. This is don
e by 
issuing a contro l word to the counter with Rl1
, ALO 
= 00, followed by an 1/0 rea.d of that counter's 
location. The RU , ALO bits cause the contents o
f the 
addressed counter to be latched Into the aux
ili ary 
moister. The sub:;equent read operations acces
s the 
;111xlllory rc•ril:i tor. 
Wltnn ro11!.ll11tJ ullllur a t:nunlm or tlln uux
lllnry 
register, tho road opuratlon mu~t follow tho fo
rmat 
programmed for that counter by ALO and RL 1. 
Note 
that Issuing a latch command of RL 1, ALO "' 00 
does 
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SUMMARY OF GPIO BUS SIGNALS 
The fifty-five signals which comprise the GPIO bus 
can be divided into five groups: 
Data 
D(O-lS)H Data Out. All data for both data channel 
and programmed 1/0 are transferred from 
the IOC to the device interface via these 16 
lines. Each line is buffered to drive 10 
standard TTL loads. The contents of the 
polarity bit (controlled by jumper W5) 
determines whether a low level should be 
interpreted as a O or a 1. 
D(0-15ll Data Input. All data and addresses for both 
data channel and programmed I/0 are 
transferred from the device interface to the 
I?C via these 16 input lines. The interrupt 
disable mask bit is determined by one of 
these lines when the MSKO signal is 
asserted . The device code, external register 
select bit, and the polarity bit are carried 
on these lines when the signal IORST is 
asserted (see IORST, MSKO, and 
Jumpers) . The device interface should 
drive these lines with open collector gates. 
The contents of the polarity bit determines 
whether a low level should be interpreted 
as a O or a 1. 
Programmed 1/0 
The following control signals are asserted low 






Data In A Asserted by the IOC upon 
receipt of its DIA instruction.To be used by 
the device interface to place the contents of 
its A input buffer on D(0-15ll. 
Data In B. Asserted by the IOC upon 
receipt of its DIB instruction.To be used by 
the device interface to place the contents of 
its B input buffer on D(0-15)l if external 
registers are enabled (see Jumpers). 
Data In C. Equivalent to DATIA. except 
that it applies to the C input buffer. 
Data Out A Asserted by the IOC upon 
receipt of its DOA instruction.To be used 
by the device interface to load the contents 
of D(0-15)H into its A output buffer. 
Dat~ Out . B. Asse~ted by the IOC upon 
roce1pt of its DOB instruction. To be used 
by t,ho dnvico inLorfoco to load tho contonts 







Data Out C. Equivalent to DATOB, except ' 
that it applies to the C output buffer. 
Start. Asserted by the IOC upon the receipt 
of any of its non-skip I/0 instructions in 
which bits 8 and 9 = 01 (i.e., instructions in 
which the S control function is specified>. 
Asserted during DIA, DIB, DIC, DOA, 
DOB, and DOC instructions after the data 
transfer has occurred . Usually used to 
initiate the device interface by setting the 
Busy flag to 1 and the Done flag to 0. 
Clear. Asserted by the IOC upon the 
receipt of any of its non-skip 1/0 
instructions in which bits 8 and 9 = 10 (i.e., 
instructions in which the C control 
function is specified). Asserted during DIA, 
DIB, DIC, DOA, DOB, and DOC 
instructions after the data transfer has 
occurred. Usually used to terminate device 
operation by setting the Busy and Done 
flags to 0. 
I/0 Pulse. Asserted by the IOC upon receipt 
of any of its non-skip 1/0 instructions in 
which bits 8 and 9 = 11 (i.e., instructions in 
which the P control function is specified). 
Asserted during DIA, DIB, DIC, DOA, 
DOB, and DOC instructions after the data 
transfer has occurred. Usually used to 
initiate special device operations. 
SET BUSY Asserted by the interface when it is busy 
and should not be disturbed by the IOC. 
Sets the Busy flag in the IOC to 1. 
SET DONE Asserted by the interface to notify the IOC 
that it has completed its operation. In the 
IOC it sets the Done flag to 1 and the Busy 
flag to O. 
Program Interrupt 
INT SYNC Interrupt Synchronize. Asserted by the 
interface to notify the program that it has 
completed its operation . In the IOC it 
directly !nitiates a program interrupt 
request without disturbing either the Busy 
or Done flags . 
MSKO Mask ?ut. Asserted by the IOC during the 
execution of a MSKO instruction. Loads 
the selected Data line into the priority 







Data In - The 1/0 controller asserts DATIA, DATAIB, or 
DATIC. It also asserts · STRT, CLR or IOPLS if they are 
specified by the 1/0 instruction. When the signal 
SAMPLE DATA occurs, any data on the GPIO data bus 
(DO-D15)L lines will be gated from the interface, 
through the IOC, and onto the 1/0 data bus. This 
signal, however, is internal to the IOC and is shown 
for reference only. 
Data Out - The 1/0 controller (IQC) places the data 
received from the CPU onto the GPIO data bus 
D(0-15)H lines and asserts DATOA, DATOB, or DATOC. It 
also asserts STRT, CLR or IOPLS if they are specified by 
the 1/0 instruction. 
Data Channel Transfers 
An information transfer occurring under data 
channel control moves a block of data, one word at a 










OA TIG ATES DATA 







:-- .. 240 MIN==' 
STAT. CLR. IOPLS __j 
IIF PRESEN T)· ------------------
D0-1 5 
DA TOA. B OR C 
240 




I--- 240 ---I 
STAT. CLR. IOPLS l I 







Jumper W5 selects the polarity bit. The polarity bit is 
a 1-bit register that determines the sense of the data 
bits transmitted and received via the IOC. If W5 is in, 
the polarity bit is set to a 1 and a low level <OV) on the 
data pins of the IOC is interpreted as a 0. A high level 
(5V) is interpreted as a 1. If W5 is out, the polarity bit 
is set to a zero and a low level on the data pins of the 
IOC is interpreted as a 1. The high level is interpreted 
as a 0. Note that the buffered outputs. D(0-15)H, are 
inverted. 
W5 DAT A POLARITY (GPIO BUS) 
IN D(0-15)H ZEA0=+5V, ONE= ov 
OUT ZERO= OV, ONE=+5V 
IN D(0-15)l ZERO= OV. ONE=+5V 
OUT ZEA0=+5V, ONE= ov 
Jumper W4 controls the selection of the external 
(device interface) or internal (IQC) memory address 
and word count registers. 
W4 Location ·ot Registers 
IN DEVICE INTERFACE 
OUT IOC 
The interrupt priority mask bit is selected by 
jumpering the mask signal ( MSKO, pin 44) to one of the 
D(0-15lL lines. 
Data Lines and Drive Capability 
The outputs of the I/0 controller (IQC) chip are 
capable of driving only 1 TTL load. Therefore, all the 
data out lines, 0(0-15)H have been TTL buffered, and 
are capable of sinking 16mA. The outputs of the 4 to 
16 decoder are also capable of sinking 16mA. The data 
input lines, D(0-15ll, should be driven with open 
collector drivers. Each control signal to the IOC 
(INTSYNC, pfn 23; DCHSYNC, pin 22; SET BUSY, pin1; and 
SET DONE, pin 2) constitute 1 TTL input load. 
The sµpply voltages required ( +5Vdc, pin 58; 
+ 15Vdc, pin 57; and -5Vdc, pin 51) must be supplied 
to the board by the system into which it is installed. 
See ., the section on Power Supply Assemblies for 
proi,er supply voltage sequencing. The maximum 
current drain on the +5Vdc should be 1 ampere. 
Busy/Done 
A suggested circuit for generating the SET BUSY and SET 
DONE signals is given below. 
------SET DONE ------
IX-13 
BUSY ---...-to a 
DEVICE DONE ---+-tCLK a . SET DONE 
DG -0.1404 
Interface Wire Wrap Pins 
Wire wrap pins are provided in the IOC section of the 
model 4211 board to facilitate the connection of the 
GPIO bus to the custom device controller. Below are 
listed the wire wrap pins associated with each bus 
signal. The location of the pins may be found by 
referring to the physical layout of the board. The 
model 4210 GPIO board does not include wire wrap 
pins, but features etched circuit holes in the same 
locations. 
DG ·0,1407 










WIRE WRAP PINS (GPIO BOARD) 
PIN SIGNAL PIN SIGNAL 
1 SET BUSY 30 DONE 
2 SET DONE 31 D9H 
3 MASTER CLOCK 32 D9L 
4 D12H 33 D13H 
5 D12L 34 D13L 
• 
6 D11H 35 D14H 
7 D11L 36 D14L 
B D10H 37 D15l 
9 D10L 38 D15H 
-
10 D4H 39 DIB 
--11 D4L 40 DOA 
12 D3H 41 CLR 
--13 D7H 42 OCHA 
14 D7L 43 CLK 
15 D6H 44 MSKO 
-16 D6L 45 DOC 
-
17 D5H 46 DIA 
18 D5L 47 STAT 
19 D3l 48 IORST 
20 D1H 49 WCEZ 
21 D1L 50 DCRo 
22 OCH SYN 51 -5V 
23 INT SYN 52 BUSY 
--
24 DOH 53 DOB 
-25 DOL 54 DIC 
26 D2H 55 OPLS 
--27 D2l 56 DCHI 
28 DBH 57 +15V 
29 DBL ~B +5V 
DG-03408 
Rev03 
1 ... ,. ·' ....... '1 
...-,... 
IX-14 




























o::: 00000 ,•' 0(:, 1::i:20~5 
09 (i(l(l () 1 ,, 0(:,::::'.:i (l~i 
10 (l0(H)2 ,•' (),:;.::.:OT7 
11 0000:.:: .·· 0/:,:;:70:::i 
1 2 (l(i(J<)4 ,•' 0(:,30 77 
1:;: 0000~3 ··· 02().:'.J.(:A 
14 (i() (H)6 ,· !)(::, 1 (l(i5 
1 '.5 (l(l(H)7 .. · (l(H)Lj.(i 1 
• ~ . 16 00010 ,•' 064405 




2 0 (l(l (l 12 ,· (<:04,:.,0 
21 00013 ,•' 072005 
22 00014 ·' 0204::i? 
23 00015 ... (l(::, 1 (H)5 
2t.J- 00016 ,•' 000401 
?~5 0001 7 ·' O/::A40~:; 
26 00020 '' 0~:,:;:(177 
27 
:2:9 00021 ··· 0,.::,3505 
::::o 00022 ··' 0(::,3077 
31 0002:::: ,•' ()(::,'.::70~5 
::::2 00024 ,,· 0 (:,3 077 
:: ::;: ()()\):.? ::~ ... (i2<)45:;: 
34 (l(i():26 ,•' 0 40020 
J5 00027 ,•' 020447 
3 6 000:::::0 ··· 040022 
37 (i(i(l:::: l .,· 0 2 044(:. 
:::::=.:: 0 00::::2 ... 04002:::: 
:::9 (l(i (l :?,::;: ,•' 0304 41 
40 OOO:.H ·· i) '.5 Gil-41 
.-1.1 000::::~3 .·· l :52440 
AOS ASSEMBLER REV 02. 03 
. TITLE ETH1E 
- ,. . . . '""';'[ " ..... . 
14:26~59 08/20/80 
PROGRAM NAME - ETr M. SR 
I\IF~EL . ., 
PROGRAM FOR TESTING PROGRAMMABLE INTERVAL 
TI MH~ 
PROGR AM WILL RUN AND HALT ON ~RROR 
CONSULT PROGRAM LISTING FOR ERROR DESCRIPTION 
ETIMT: NIOC 5 ; GENERAL RESET 
:::KF'f::Z 5 
HALT BUSY/DONE HARDWARE ERROR 
::;f:::F'D Z ~:i 
HALT BUSY/DONE HARDWARE ERROR 







1, 5 CHECf< CONTROL 
CHECKPOINT 
·1 TYPE lA TO CHECK IF IN AC l EG!I..IAU:: 
L::;B IN ::;;ETUP 
TYF'E 
um 
L.DA 2, TIME 
OOB 2 ,5 
LD(-1 0, FLY 
0,5 
. +1 
LOAD INITIAL TIME 





1,5 CHECK CONTRciL 
lt.1 TO 
CHECKPOINT 








0 , :<TA 
<), :2:~: 
2 , DF·T::; 




LOAD DATA START ADDRESS 
LOAD TYPE .OF INTERRUPT START ADDR 
LOAD VALUE OF OVERRUN START ADDRE. 
LOAD NUMBER OF onTA POINTS 
CREATE DUMMY VARIABLE 
42 ooo::::6~060105 START : 


























,J,4 i)0040 ·' 063077 
4 ~; 00041 ,• ()(:,:3605 
4(:, ()0042 ,•'.()(H)T77 
<l? i)(l<)43 ,,· (ll;:,4-40'.3 
ii,::: (l(J(i ,'.J.L.j. •.. ()(l()ij.<) 1 











SYART NOT BEING SET 
WAIT FOR INTERRUPT 
i"HEN PF:OCEED 
LOAD AC1 WITH PIT STATUS FLAGS 
:::::T(.~ l, @2::2 F,Et)JRD TYPE OF I NTCr,RUF'T 
AN I I\ITt:::F,f~UF'T H(t-~: '::;E T oi::i1··1f·->= 1 
HAVE TO CH~CK FOR SOURCE OF TNTERRUPT 
BY CHECKING STATUS FLAGS IN REG ISTER-A 
THIS IS DONE BY REPEATEDLY ROfA TING 
ACf T·c, THE LEF T hNO. t.:::<1-lf' ilNH.IC:: T!-lf..~: CJ\F,ffy' l:: IT 
MOVL l, .1. , :3NC ; :::,HI f T AC 1 LEFT 





5::: 00047 ,•' 000403 
59 0005() ··· 020422 
60 000!:i 1 ·' 11 ::::ooo 
I • 
IF NOT SH IFT AC1 LEFT AGAIN 










01 000~52 ,•' 12'.31 o:::: MOVL 1, 1,SNC; SHIFT AC1 LEFT 
02 
o:::: 
CHECK IF EXTERNAL INTERRUPT FLAG IS SET 
IF NOT LOOP AND W~IT 
,_IMP ::::TART 
::;1·A ~~~ , @2:3 
04· 00053 ,,' 0007 t.:::: 
<Y::~ 00054 ··· 052023 
06 OOO::i5 ··· 0.7 6405 
07 000~56·''020414 




3,5 LOAD AC3 FROM PIT 
O,TIME LOAD ACO WITH INITIAL TIME 
3 , 0 CALCULATE ELAPSED TIME 
09 00060 '' 143000 
10 
ADD 
RE:::;UL. T I::; 
2,0 ADD IN OVERRUN .TIME 
11 00061 ,•' 152440 
12 00062•'' 125102 
1.-, . .:, 
14 
F;LP,CED IN P1CO 
:::UE:O :.2, 2 
MOVL 1 , 1. , !:: Z C ; 
CHECK IF LOST DATA FLAG 
IF SET RESTART PIT 
,_IMP ::::TART 
CLEAR AC2 
:::~-I I FT ,CiC 1 ' LEFT 
I:3 !:::ET 
15 00063 ,•' 000753 
~6 00064 ,•' 04,2020 
17 
STA 0,@20 ; STORE ACO AT INCREMENTING ADDRESS 
CORRECTED TIME rs STORED 
1 ::: 00065 ,•' 102440 
19 00066/014407 · 
20 00067''000747 
21 00070 ,•' 063077 




22 00071'000000 SETUP:O 
23 00072/000000 TIME:O 
21.~ 0001::::···000000 FL.Y: o · 
25 00074/000012 DPTS: 10. 
26 00075/000000 DUMMY:O 
27 00076'003777 TINT:3717 
28 00077/004777 XTA:4777 
29 00100'000100'. DATA: DATA-1 
30 00101 ···001750 DATA: . r::LK 




; ALL DATA POINTS LOADED? 








0001 PINT AOS ASSEMBLER REV 02. 03 
02 
0 3 
04 00000~060205 PINT: 
05 00001 ·· 0-20 t.(::n 
06 (l(l(H):2 .. · 061005 
07 (i(l(i()J ..  0:20422 
(i::: ()(i(J(li.j. ··· 0(:, 1 (H)~i 
09 00005 ,•' 024421 
10 00001.:, ··· Ot,6005 
11 00007~060105 TIMR: 
12 ooo :1. o ·· o:~:OL1.1 7 
1 :~: (i()(i t 1 ,•' 151404 
14 0001:2···000777 
1 ~5 00013 ,•' 01.:,0:.::05 
16 00014 ,•' 000401 
17 00015 ,•' 07240~.5 
. T t TL F' I N T 
. Nf~EL. 
NIOC c:· ·-' 
l...D() O, :=:;EJUP 
D0,0i i)' r: ·-' 
LDA (i I 1-rLY 
[ 11::i,; 0, c.:· ·-· I.. .. Dr:, 1' TIME 
DOD 1' ::5 
N.[O::; ~5 
1....DA ., .-:.., CNT 
[NC :.;~, . ..., .,:.., ::;Zf\ 
,_IMP -1 
NIOP c::" ·-' 
,...IMP +1 
DIC . ..., . .:.. , 5 
14 :53: 00 07/11/80 
. -
CLEAR THE F'IT 
LOAD THE COUNT ON FLY WOR 
SEND THE START TIME 
:=;Tf-\f\T THE TIMEr\ 




W~IT FOR END OF TIMING CYCLE 
24 
2f:, ., ... , 
.. :.. I 
0001 (:, ,•' 000401 
0001 7 .•' ()/:., :::!:=_:i(>5 
00020 ... OOOT7 7 
0002 1 ,•' 00040 t 
000::,~2 ,•' 071:.,/:..05 
(l(H):23 ,•' 01:.,:~:(l 77 
00024 ... 0240(:.4 
00025 .•' 024000 
00021;. ,•' 077'777 






















, ... , 0:::-
•• : , I ·-' 
PINT 
READ 2 BYTES.MODE 2,BINARY 
:=;TARTING TIME 
LOOP COUNT 




































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































, ... , 
.:, 
AO::=: tt=.::=::El"iCL.F:h'. f~f::v 02 ():':: 1.0 : 16 : 02 o:::/21/:::o ·· 
r ;-1 [ :::; F'F~o 1:;r~.'(1M MOr·.I I TCir~: :; THE [I IO I TP-1L I NTEF~Ft:'.iCE OF THE t1 r.i::r.::;oNOVA 
~,Ji -JE N i!-'I ZEFO TO ONE TF:f.\i\t :=.: IT I ON 1JCCUR:=.: 01\I <-~NY O~,IE OF THE 
:I. 6 INPUT L. l l'•,I[::::;, I. E. (\N E~ X TEF~i·~(.1L I NTERi~UPT OCCUF~::::; 
THE DIGITAL INPUT STATUS AND THE ELAPSED TIME SINCE THE LAST 
., EVENT ARE STORED AS A GJUPLET IN A BUFFER 
THE PROeRAM IS USED r6 MONITOR MULTIPLE ELECTRODES FOR 
THE OCCURRENCE OF NEURONAL ACTION POTENTIALS 
KEITH WILLENBERG 
. TITLE INTV 
. NFiEL 
DEPT. OF BIOMEDICAL ENGINEERING, ucr 
4 00000 ~060242 INTV: 






CLEAR DIGITAL INTERFACE 
CLEt1R PIT 
6 00002 ,•' 0204·'~5 
""/ 00003 .•' 040 1+45 
:=: . 00004 .•' (i'?0446 
;) 0000~3 ,,· 040020 
0 00006 ··· 102 1 AO 
· t 00007 ,•' :t 52440 













.-, .:.., .-, .:.. 
DIO 
LOAD THE NUMBER OF DATA POINTS 
CREATE DUMMY VARIABLE 
LOAD BUFFER START ADDRESS 
TO AUTO-INCREMENTING REGISTER 
CLEAR ACCO 
CL.EP1R ACC2 
·3 00011 '060105 START: 







START DIGITAL INTERFACE 
:::TAF~ r PIT 
l..Jf.; IT FOR 'I NTERF:;:UPT 
THEN PROCEED '5 00013 ,,· 000777 
6 0001 4 ... 064405 
? 
00015 '' 125103 
(i(ii) 11.'::, ... 0004,(l:~: 
(J(!(i 1 7 ... 020426 
· l 00020 ,,' 113000 
00021 ··· 12s10:::: 
r.:;' 
• .... I 
·rS 
., ono2~:-i ··· ooo767 
.::::: 0002::: ,, 061442 
. ,;, ooo:.?. 4 ... 040425 
,(l 00025 ,•' 07 6405 
; l, 00026 ,,· 020-4 i 7 
;:::;: (i(H)27 ,•' 162Ll,OO 
,J 000:::0 ··· 111-::=.:ooo 
,4 000::=: 1 ,•' 1132440 
•~~ i)(H)32 ·' 125102 
16 i · 
,_IMP -1 
DU1 1, L-::' ·-' LOAD THE PIT STATUS FLAGS 
AN INTERRUPT HAS SET DONE=t 
HAVE TO CHECK SOURCE OF INTERRUPT 
BY CHECKING STATUS FLAGS IN PIT REGISTER-A 
THIS IS DONE BY REPEATEDLY ROTATING ACC1 TO LEFT 
AND EXAMINING THE CARRY BIT 
MOVL. 1, 1, ::;NC ::";;HI FT ACC 1 LEFT 
CHECK IF CLOCK OVERRUN FLAG IS SET 







; SHIFT ACC1 LEFT 
CHECK IF EXTERNAL INTERRUPT FLAG IS SET 
IF NOT, LOOP BACK AND WAIT 
,..11'1 F' ::";;T(-"lf-:;;T 
DI f: (), DIO 
:::TA (l, TF.:MP 
DI(: .-, .:.,, ::; 
LDP1 (l, TIME 
::;; !_If: :::: , 0 
f'..°)[l[I :2~. 0 
::;UI::O ,--:, ·· . .: .. , :;2 
MO~/L 1, 1, ::;zc 
LOAD CUF<RENT D !Ci. .I NT. :3TtY(IJ ::: 
STOE ELECTRObE STATUS· IN TEMP . 
LOAD CURRENT PI~ VALUE 
CALCULATE ELAPSED TIME 
CORRECT FOR ANY OVERRUN· 
CLE(.\F~ (~CC2 
::.;f-1 I FT hCC 1 LEFT 
CHECK IF LOST DATA FLAG IS SET 
IF SETY, RESTART PIT - NO DATA TRANSFER 
5'7 









1 OOO:::t.1. ··· O::N41 ~:5 
0003::i .•' 0560-20 
3 !)(i(lj(:, .·· 042020 
000~:!7 ··· 102'~40 
(l(l(l.lj.() ·' 0404-1. l 
'16 000 1'.l- l .,· 0 :l .l!-407 
7 00042 .·· 0007 47 









9 OOb44 ~006062 SETUP:6062 
0 00045'000777 TIME:777 
1 00046 ~006002 FLY:6002 
2 00047'000012 DPTS: 12 
3 00050'000000 DUMMY:O 
4 00051'000000 TEMP: O 








(:. 0005:::: ··· 001 750 E:UFF: · . BU::: 1 000. 




00000 TOTAL ERRORS, 00000 FIRST PASS ERRORS 
·, 
• - . ...i ...... . .. j • 
WRITE ELECTRODE STATUS TO BUFF 
WRITE TIME TO NEXT LOCATION 
CLEAR ACCO 
CLEAR TEMP. REGISTER 










J .. . ··~-- • .• - • -·· - ---· - ~ • ·-· .. - _ .. .. 
ono 1 TPF:O(; 
!) 1 





P ITCE: SR THE 1_i::,;ER ROUT t NE, I . E. THE DIG I rAL INTERFACE AND F' IT 
SERV CCE ROUTINE, MONITORS THE 16 INPUT LINES OF THE 
DIG ITAL INTERFACE AND WHENEVER A TRANSI TION OCCURS 
Ot·J Al·JY ONE tJF fl ·iE:C.;E LINE::,, THE DIOI TAL INPUT STATUS 
AND THE ELAPSED TtME S I NCE T~E LAST EVENT ARE 








~5 00000-000000'. TPROG : 
16 00001-000036 '. OIPT : 
17 00002-000007 ': M~3 : 
18 00003-000102 '. RSTRT : 
19 00CH) 4 ·-000000$ ACFLG : 
20 0 0005-000000 GP1 S: 
2 1 00006-000000 WRFLG : 
22 
23 00000~ 




















. rPROG . (It PT . M::;G . RSTRT DPTS WRFLG 




1 J::;ER WR I TE FLAG 
PIT DEVICE CODE= 5 
I ***************************************************************** 
THIS IS THE START-UP SECrION OF PITCB. SR 
35 00000 '06 1077 TPROG : 
'.::6 0000 1 .. (H)0401 
:,:7 (1 (!(1(12 ,• (l()l',4 15 
·,:::: 0000::: ' ,)0600()$ 
:;:-;, 00004 ' 060 1 77 




@. CB INT 
CPU 
:2,CPU 
; GENERAL RE~'.ET 
IN IT I ALI SE IJ:::ER ROUTT NE 
f NI TI AL I:::E C IRC. BUFFER 
ENABLE INTERRUPTS 
; ENABLE REAL TIME CLC~K 
\ . 


















~.-. . _,.:., 
5 4 
(l (J() (l 7 .. t O t 420 
l)(i;J1 () ·· 10 t 420 
0001 1 ' 10 1"1:2() 
1)0012 '040005-
(l(l(J l :3' 1 02520 
000 14 .. 040006-
; **********•****************************************************** 
; TH IS SECTION sE·rs THE DIPT ROUTINE WRI TE FLAG AND THE CIRCBUFF ACTIVE FLAG& 









<) I DP f ::; 
(I , 0 
·o, 1,JRFLG 
; INCR. NO. DF DATA POINTS · 
ro OJMF'E1'J::,ATE FOR 
; us~ OF D3Z iN DIPT ROUTINE 
:::TORE HIE NO. OF DATA POINTS 
TO BE TRANSMITTED TO .HOST 
GEi'•f:r"i1.; TE + l 
3ET DIPT RO~TINE WRI TE FLAG 
·' 
1 .. .... ... • • • • • . .. "'"'" ... , ...... . ... ... -. ... , . .... . ....... . . . 
57 00015 ' 042004-






0, @. ACFLG 
@. DI :;::M:3 
- . • - ...... , .,,., · ., .. - .,. - o.A ~I- - •- .,..._ • .,....., _ __ , A•• •-'•••• •-• .tr ._ ,.,. \J .. •~---•·•- • ~ 






**************it*·:tjt***,l·::t·:t**·l**·)******i~**************' .. ************** 
THIS SECTION IN[TIALISES THE tiIGITAL INTERFACE AND PIT 
06 
07 000 17'060242 PINT : 
08 00020'060205 
09 oncv t • 0204 12 
.-. o 00022 '06 1005 
11 (>0023' 0:204 11 
t 2 1)(10;~4 •' 062005 
13 00025 •' 020410 
t 4 00<);?6 .•· 06 1005 
15 00027' 152440 
\ 6 f)(H):30 .. 06014 2 •, 
11 ooo:::: 1 ·060105 





























CLEAR DIGITAL INTERFACE 
CLEAR PIT 
LOAD PIT CONTROL WORD/TIME-~ASE 
LOAD INITIAL TIME 
LOAD READ ON FLY ~ORD 
CLEAR ACC2 
START DIGITAL INTERfACE 
START PIT 
RETURN TO START-UP ROUTINE 
TIME-BA~E 100USEC 20 00033' 005062 SETUP : 2 t 00034 ' 007777 TIME : 
22 00035/ 005002 FLY : 
23 
5002 ENABLE READ ON THE FLY 
\ 
24 
25 *******************************************************~*********** '2.6 
DIGITAL INTERFACE AND PIT SERVICE ROUTINE --;,q 
.. 4. ". 
:,:I) l 
·3 1 00086' 061442 DIPT : 









1, 0 33 (H)04<) ' 12:3420 
:3 4 00041 ' 040446 
35 00042 ·' 064405 











00044 ., 000403 
00045'020767 
(H)04(:, ··· 11 '.3000 
0004 7 ,· 125103 
49 000~0 ' 002003-
50 00051 ' 0764-05 
5 1 000~2 ·' 0207 62 
52 .0005:::: .. 162400 
53 c10034 ·· 14:.:::000 
~5 4 ()(H)~-55 '0404:3:3 
35 uoo~;6 ,· 152440 
56 00057 ' 125 102 
0, TEMP1 
1, PIT 
1, 1, SNC 
IF NOT SET, SHI FT ACC 1 LEFT AGAIN 
OTHERW I :::E , R£CORD OVERRUN TI ME 
.JMP +3 
LDA 0, TIME 
ADD 0, 2 
MOVL 1. 1, SNC 
IF NOT SET, WAIT 
OTHERWISE RECORD EVENT 
/ 
,JMP @. R:3TRT 
DIC :;:, PIT 
LDA '0, TIME 
SUB ::: , 0 
~O D 2,0 
::HA 0, TE MP2 
, SU E:O 2 '7 
I -
MOVL 1, l, szc 
LOAD CURRENT DIG. INTF. STATUS 
LOAD MASI( 
i MASK UNUSED LINES 
LOAD PIT STATUS FLAGS 
SHIFT ACCl LEFT TO CHECK 
CLOCK OVERRUN FLAG 
OVERRUN TIME 
ADD IN FOR OVERRUN 
SHI FT ACCl LEFT TO CHECK 
EXTERNAL INTERRUPT FLAG 
LOAD CURRENT PIT ~ALUE 
CALCULA TE ELAPSED TIME 
CORRECT FOR ANY CLK OVERRUN 
; STORE TIME IN TEMPORARY REGISTER 2 
i CLEAR ACt::2 
1 SHIFT ACCl LEFT TO CHECK 
" . . ,.. _ _._...,,,, ... _ ........ . - -~--..... .. -......... . ... , ....... -.. ~ .. •· ... ~u .._.. _____ __ ... : .. ~ •• _ ..... . -..;;; .. . '..ol_.. ... . ... .. .6- • • ~ .. _ _ _ . ....... 
57 
58 
; LOST DATA . FLAG 
lF . SET , RESTART - NO DATA TRANSFER 
59 
60 
(1fHElil~ I SE TR~)N::C;FE li DATA TO CIRCULAR BUFFER 
l)OO :,: f PROO 
I) l (H.J(),:,O ·· 00:.2()03-
02 OOOo\ ' 024006-
03 l)()(li'-:,2 ·' l 25<Y25 
04 00063 ' 002003-
05 ucu~4 ' 020423 ELEC: 
06 0006~'~)6000$ 
07 00061:, ' 000401 
08 00067 '0 14005-
09 00070 ·' O(H)402 
.-,0 00071 ··0001106 
11 
12 00072 ' 0204 16 TIM : 
I :.3 000 73 ·· 006000$ 
14 00074 '000401 
15 00075 ' 014005-
16 
17 



















1, 1, ::;NR 
@. RSTRT 
0, TEMP 1 
@. l.JRIT 
. + 1 
DPTS 






IS USER WRITE FLAG SET? 
NO - THEN RESTART 
; WRITE ELEC. STATUS TO CIRCBUFF 
DECREMENT NQ OF DATA POINTS 
; IF "DPTS" DATA POINT:3 :3ENT 
; RE-INITIALISE CIRCBUFF 
· wRITE ELA~3ED TIME TO CIRCBUFF 
/ 
IF "OPTS" DATA POINTS SENT 




'l.2 RE-INITIALISATION OF CIRCULAR BUFFER 
2:3 
·:'. 'I 
·1.':i (lOO 77 ,. 102440 Cf::CLR: 
'26 00100'040006-
\ . 
RESET USER WRITE FLAG 













; RESTART R~.ITINE 
:32 
:3:::1 00102 ·' 0601 Ct.5 RSTRT: NI OS 








36 00104 ' 000000 ACCO : 
37 .00105 ' 000000 ACC3: 
38 00106 ' 100000 MASK: 
3? 00107 ' 000000 TEMPl: 
40 00 110 ' 000000 TEMP2: 
41 . END TPROG 






RETURN TO CALLING PROGRAM 
·--.,..-- ------""" ...... ,,, .... ,, ~ --r .. ---· ... •·---.,...--..- --• .. •' ..---- · -.-.-........ .. - - -,-., • ·--- ... - --- - ... . ~ .... ,. - .. - ~-• .. ,_.~- ., ___ ·------. ... -.. - ~-·----·-···· 
,, 
.. ,: 
. l ..... •••· •• - ..... __ ; __ L --~ ""•• • ~ \.. - . 
. 
• 0001 1 Pf~OG AOS ASSEMBLER REV 02. 03 13 : 55 : 56 0 9 /11/80 
PTCONT. SR THF. U:',;ER ROUTINE, I.E. THE DIGITAL INTERFACE ANO PIT 
SERVICE ROUTINE, MONITORS THE 16 INPUT LINES OF THE 
DIGITAL INTERFACE ANO WHENEVER A TRANSITION OCCURS 
ON ANY ONE OF THESE LINES, THE DIGITAL [NPUT STATUS 
ANO~HE ELAPSED TIME SINCE THE LAST EVENT ARE 

















00000-000000'. TPROG : TPROG 
0000 1-00004 1 '. [I I PT : [I I PT 
00002-000007' . MSG : MSG 
WJ0 03-000 101 '. RSTRT :_ RSTRT 
00004-000000$. ACFLG : 
00005-000000 OPTS : 











2 7 . NREL 
TPROG 
. TPROG. OIPT . MSG. RSTRT OPTS WRFLG 




USER WRITE FLAG 
PIT DEVICE CODE= 5 
************************"**************************************** 
THIS IS THE START-UP SECTION OF PITCR SR 
35 00000'06 10~7 TPROG : 
:,:6 00001 '000401 
:::7 (J()(H)2 '00442(1 
38 00003 ' 006000$ 
39 l)()(H)4 . 06() 1 77 








INITIALI :3E USER Rl)UTINE 
INITIALISE CIRC. BUFFER 
1 ENABLE INTERRUPTS 
ENABLE REAL TIME CLOCK 
\ 







uMP WAIT HERE FOR FIRST INTERRUPT , 
42 
43 
,.4 ***************************** ********~*************•************* 45 
46 
• 47 THIS SECTION SETS THE DIPT ROIJTINE WRITE FLAG AND THE CIRCBUFF ACTIVE FLAG& 
4,:, ·-· 
49 
50 0000 7 ' 101122 MSG : 
5 1 0001.0 ' 000405 
C" •") ·-'..:.. 
5 :;: 00011 ' 102520 
54 00012 ' 040006-
55 00013 ' 042004-











0, @. ACFU3 
(<! . DISMS 
[F BITO=O THIS IS TRIGGER WO 
IF BITO=l STOP TRANSMISS ION 
GENERATE +1 
SET DIPT ROUTINE WRITE FLAG 
SET CIRC BUFF ACTIVE FLAG 
-... ....... . ----·· -·- -- ; -----.-... ... - ._,.._....., __ .. _________ ·-·- .. 
.. 
·' 
___ .. _ ... ............ - .. -~-. 
57 
58 0001~ ' 102440 STPTR : SUBO 
~g 00016 '040006- STA 
~~ 00017 '006000$ JSR 
• 1'002 I PROG 
01 00020 ' 060105 NIOS 
02 00021 ' 002000$ JMP 
<):3 
(I, (I 





____ ._ ____ ... .. _ .. .. _~-· ... _ ... __ ....... ... 
; CLEAR ACCO 
CLEAR THE USER WRITE FLAG 
RE-INITIALISE THE CIRC l::UFF 
REf;TART PIT 








THIS SECTION INITIALI SES THE DIGITAL INTERFnCE nNO PIT 
to 





00023 ' 060:205 
(H)024 ' 0204 t 2 
OO(r.?5 ' 061 005 
00026 ·' 020411 
l 6 00027 ·· 062(H)5 
1 7 000:.::0 .• 020410 
18 (~0031'061005 ~, 
t 9 00032 ' 152440 
20 00<):;:3 ' 060142 
21 00034 ' 060 105 
22 <:ioo::::s · 001400 




























CLEAR DIGITAL INTERFACE 
CLEAR PIT 
LOAD PIT CON TROL WORD/TIME-BASE 
LOAD INITIAL TIMI:: 
LOAD READ ON FLY WORD 
CLEAR ACC2 
.START DIGITAL INTERFACE 
:::TART PIT 
; RETURN TO START-UP ROUTINE 
TIME-BASE lOOUSEC \ 
24 00036 ' 005062 SETUP: 
25 00037'007777 TIME : 
26 00040 ' 00500i FLY: 
27 
5002 ENABLE READ ON THE FLY 
·2:3 
2,-::.-, ******************************************************************* 
DIGITAL INTERFACE AND PIT SERVICE ROUTINE ··:, ·-:, ·-··-· 
35 00041'06 1442 DIPT : DIE: 0, DI 0 
1, MASK 
1, 0 
LOAD CURRENT DIG. INT~ STATUS 
LOAD MA:3 1( 
:,:6 00042 ' 02444:;: 
:,:7 00043 .•· 12:.::420 
:,:8 000'1-4 ' 040442 
:3·;, 000,15 ' 064405 





45 ()<)047 ' 000403 
11-(:, .0005(1 ·' 020767 
47 0000 1 ·· 113000 




53 00053 ' 002003-
54·00054 · 071.:,405 
55 000~5 ' 020762 






0, TEMP 1 
1, PIT 
1, 1, SNC 
IF NOT SET, SHIFT ACC 1 LEFT AGAIN 







0, 2 . 
1, 1, :::NC 
IF NOT :::ET, ·· l~AIT , 









MASK UNUSED LINES 
LOAD PIT STATUS FLAGS 
SHIFT ACCl LEFT TO CHECK 
CLOCK OVERRUN FLAG 
OVERRUN rIME 
ADD IN FOR OVERRUN 
SHIFT ACC 1 LEFT TO CHECK 
EXTERNAL INTERRUPT FLAG 
LOAD CURRENT PIT VALUE 
CALCULATE ELAPSED TIME 
., 
.. 
57 O(I0 '. ,7 ·· t W.::000 
~:; i:: 0 0 060 ·· 04<H27 
5';7 (><)06 1 · 152 440 
60 (lo)(l(:.2 · 11.5102 
. . 












00064 .• 02400(:, -
(H)Of.5 .. 1 25025 
()(H)66 .• ( H)2<)<)3-
i)()() f:. 7 .. 02041 7 







2 , 2 
1,1,SZC 
; CORRECT FOR nNY CLK OVERRUN 
STORE TIME IN TEMPORARY REGISTER 2 
CLEAR ACC2 
; SHIFT ACC1 LEFT TO CHECK 
; LOST OATn FLAG 
IF SET, RES TART~ NO DATA TRANSFER 









1, 1, ::;NR 
@. f~:3TR ·t 
O,TEMP1 
@. l~RI T 
IS USER WRITE FLAG SET? 
NO - THEN RESTART 
WRITE ELEC. STATUS TO CIRCBUFF 
,.. 11 00071 ' 00040 1 ._IMP +1 
t .-, ..,_ 000 72 ,, 020415 TIM : LDA 0, TEMF'2 i WRITE ELAPSED TtME TO CIRCBUFF 
(H)(l 7?, '006000$ ,_t:::R @. l~RIT 
00074 ' 00040 1 ,_IMP +1 










; RE-INITIALISATION OF CIRCULAR ~JFFER 
·.n 
22 00076 ' 102440 C8CLR : SUBO 
23 00077 ' 040006- STA 
















01) t O 1 .• 1)6(1105 
00 107 ' 00200(1$ 
00 t 0:3 .. 000000 
00104 '000000 
00 l (1 5 .• t 00000 
00 1. 06 .• 000000 
c,o 10 7 ,· 000001) 
RESTART ROUTINE 
RSTRT: NIOS F'IT 
,_IMP @. DI:::MS 
ACCO: 000 
ACC:3 : 000 
MASK: 11)(H)()1) 
TEMF't: 000 
TEMF'2 : 001) 
END TF'ROG 
••00000 TOTAL ERRORS, 00000 ~IRST F'ASS ERRQRS 
RESTART F'IT 






- __ .. _ .... ·--· .. ---- ·--... --· ·---
















13 000001 . LDC 
1 ll· 0000 i 000000 ·' . I NTR: I NTR 
15 00002 000024' . CLK: CLOCK 
TH I:::; ; ,OUTI NE :::ERVE'.:; A::: AN INTERRUPT Ht,NDLER FOR 
(1) THE CIRCULAR BUFFER VIA TTO ANO TTI 
(2) THE DIGITAL INTERFACE AND PIT USER ROUTINES 
ROUTINE - INFP·r. SR - INTERRUPT FOR PIT 
·' 
INF.PT 
OACLK OADLY. OISMS 
. CBTIM . ::::END . RECV . DIPT 
1 
" 16 
l 7 . ZREL 
18 000005 . DUSR 
t9 00000-000012' . DISMS : DISMS 
2 0 00001-000000 DACLK: 000 
2 1 00002-000000 QAOLY: 000 
' i ·-, .:.,:.. . 






COME HERE TO SERVICE INTERRUPTS 
]8 00000 ~040420 INTR: 






t:f.:J-' O l 
,_IMF' 








:=:o 0 1:ioo2 ·' 0:50420 
::: I 00<)0:3 ·· 0 ':5 '1 11·20 
:::/ 000(14 ,•' 06:::: 711 
::· ·:: (l(H)<Y5 ,· 0020(H)$ 
:;::;. 0000(:, ,•' 0/:,:3710 
3~ 00007'002000$ 
.-.. -. ,:,,:, 
40 
41 0001 ()" 06:3705 
42 00011 ' 002000$ 
4 .-, ·=· 
00<)1 2"' <nO •W,.:, 
0001 :3 ·' 0 24'W6 
0 1)01 4 ·' o ::::0406 
00015 ... 0341.!<)6 
0001,.:,,. 0601 77 
'.:i ' I· 000 1 7 ,, 002000 




no IN I E fmUF='T? 
YES - GO TO CIRCBUFF TRANSMITTER 
NO - TRY TTI INTERRUPT 
YES - HONOUR THE HANDSHAKE 
****************************************************************** 




@. OIF' 'f 
; WAIT ~ERE FOR PIT INTERRUPT 
GO TO PIT SERVICE ROUTINE IF 
IN 'rERRUPT OCCURS 
****************************************************************** 
COME HERE TO DISMISS INTERRUPTS 
DISMS : LDh 0, ()(:1.:: 0 R~STORt ACCUMULATORS 
L.DA 1, ,~CC:1 
LLIA ··~ , ACC2 
t.DA •:, ._. , AC•:::3 
NIOS CPU E~~?'1BU-~ I NTER,F'.UPT:3 
,_IMP ~K> RETURN TO INTERRUPT~O PROGRAM 






57 (H)021 ,· 0 0 0000 ACC 1 : 0 00 
58 0 0022'000000 ACC2: 000 




01 **sl·:t*****·:1-***·!l-****·!l- ".:l- ·:l-****·:l-***·:l-* ·!l-*********·!l-*********·**********·:l-**·lf* 
0 2 
0 3 COME· HERE TO S;ERVICE r~ RTC INTERRUPT 
04 
I 
0 5 0 0 024'' 0 4 077 4 CLOCK : :::TA O,ACCO 
01::, ooo:?5 ··· 0 44 7 7 4 STA 1' ACC:1 
07 00026 ·'' 0 5 0774 STA 2 ,ACC2 
0 8 0 0027 ·' 054774 STA ::::, Ace:::: 
0 9 (l() C):30 ,· 002000$ ·,JMP @. CE:TIM GO TO CIRCBUFF tIMEOUT ROUTINE 
10 
11 END INTR 
**00 000 TOTAL ERRORS, 00000 FIRST PASS ERRORS ·, 
\ 
THIS ROUTINE PROVIDES A CIRCULAR BUFFER FOR TRANSMISSION FROM MICRONOVA ro HOST. THE DATA IS TRANS~iITED \N RECORDS 'RECLN' WORDS LONG. THE ROlJ .rINE WAITS FOR A HANDSHAKE WO~D FROM THE HOST AFTER THE TRANSMISSION OF FACH RECORD. IN FUTURE DEVELOPMENTS . OF THIS PROGRAM THE HANDSHAKE 
WORD WILL BE USED TO IMPLEMENT A CHECKSUM. 
DESIGNED FOR USE IN A STAND-ALONE ASSEMBLER ENVIRONMENT, WITH A SIMPLE INTEf~f~UF'T ::;TRUCTURE. ( :~;EE. THE INTERRUPT HhNDLER INFPT. ~:;R FOF~ DETAIL::~. ) 
ROD DOUGLAS AND DAVE BOONZAIER 
. T (TL 
. EXTD 
CE:FF'IT 
. DISMS . MSG WRFLG 
7 FEB 79 . , f;EV 1. 00 
WRFLG IS THE USER WRITE ENABLE FLAG 
•., 
. ENT . CBINT . WRIT. SEND. RECV. CBTIM ACFLG 
. ZREL 
. CE:IN: Cf:TNT 
l,H\ IT: Wf;ITE 
. ::;am: f;END 
RECV : F<ECV 
CE:TIM : CBTIM 
L..JRF'TR: 000 
ENTRY FOR INITIALISATION 
ENTRY FOR USER CALL TO CIRC BUFF 
ENTRY FOR TTO INTERRUPT SERVICE 
ENTRY FOR TTI INTERRUPT ,SERVICE 
ENTRY FOR CIRC BUFF TIMEOUTS 
CIRC BUFFER WRITE POINTER ,• f;'OF'TR: 000 
,~CFLG : 000 
CIRC BUFFER RE0D POINTER 







COME H~RE TO WRITE USER DATA TO THE CIRCULAR BUFFER; 
CALLING SEQUENCE; 
ACC1,ACC2 PRESERVED 
l.JF, I TE: ::;rA 1, ACC:1 
!:::TA :2 , ,;cc2 
LOA .-, ·'-' l,lf~F'Tf~ 
[NC .. , •") .,:.., ,,:_ 
LDA 1, MODU 
iC1ND Z .... ·2 
LDA 1, f~DPTf; 
::;Uf:t-t 1, . ..., "-' :::NF~ 
,JMF' F'ULL 
::n·A .-, .. ::., WRPTR 
LDA 1, f::UFF 




LOAD fH E CURRENT WRITE-POINTER 
INCREMENT THE POINTER 
LOAD fHE MASK FOR MODUL0-256 COUNTING 
MASK THE POINTER .MODUL0-256" 
; LOAD THE CURRENT R~AD~POINTER 
::2;f,:: It:• IF \,Jf\f'TF~ . NE. RDF'TR 
; CAUGHT UP WITH OUR TAIL . 
STORE THE UPDAfED WRITE-POINTER 











LDA ., . .:,4 , 
,_1 MF' 1, 
FULL.: l.Df'.C1 1, 
LDA •"J ,_ , 
,_IMP 0, 
MODU : 007777 
,~er:: 1 : 000 
t'.~CC:2: 000 
2 








. ~.,. .. ~ ............ ~ ........ 
, COMPUTE THE CURRENT WRITE POS ITION IN 
CI RC Bun--. ( . E:1.JFF" -H~RF'TR MU::;T BE LT 1 77777 ) 
STORE THE USER DATA WORD IN CIRC BUFF 
GENERATE A ZERO IN ACCO 
AND STORE IN BUFFER FLAG 
0 = BUFFER NOT EMPTY 1 = BUFFER EMPTY· 
RESTORE ACCUMULATORS 
NORMAL RETURN TO USER CALLING PROGRAM 
RESTORE ACCUMULATORS 
ABNORMAL. RETURN - BUFFER FULL 
MASK FOR 4096 WORD BUFFER 
E:FLG: 001 ; SET BUFFER EMPTY FLAG 
j COME HERE ro "SERVICE AN INTERRUPT FROM TTO; 


















00{~ '.:;; . 
:::f<PBZ 
,_IMP 












0, (l, :::zc 
@. D I ::: i·f:; 





0, 1, :::NR 
EMF'TY 
1, FWF'TR 
2 , BUFF 
1, .-, . .:. 














(i I H:::FU3 




LOAD HANDSHAKE FLAG 
TES f FI._A(;i, 1 =l·U~ I rI NG FOR HAND!:::HPi f:::E 
RETURN TO THE INTERRUPT HANDLER 
IF NO SEND ANOTHER BYTE, . 
BY LOADING ROPTR AND INCREMENTING 
LOAD MASV FOR MODUL0-256 COUNTING 
MODUL0-256 MASk THE READPO lNTER 
LOAD WRITEPOINTER 
SKIP IF BUFFER NOT EMPTY IE RDPTR+l NE WRP 
ELSE WAIT FOR NEW DATUM TO SEND 
STORE INCREM ENTED READPOINTER 
LOAD CIRCULAR BUFFER ZEROTH ADDRESS 
COMPUTE CURRENT READ POSITION IN CIRC 
BUFF. ( . r::1_1F·F--+RDF'TR· MU::;T BE LT 1777'777) 
LOAD A DATA WORD 
; :::;l~P1P BYTES 
!::END HIGH-ORDER BYTE FIRST ' 
THEN LOW-ORDER BYTE 
CLEAR TTO INTERRUPT 
CHECK FOR END OF RECORD 
IF NOT END RET'URN TO INTERRUPT HANDLER 
W/0 SETTING HANDSHAKE FLAG 
ENO OF RECORD -RESTORE RECORD WORD COUNTER 
GENERATE l =AWAITING HANDSHA(E 
STORE IN HANDSHAKE FLAG 
RETURN TO INTERRUPt HANDLER 
SET BIT 1 IN ACCO 
AND SET THE BUFFER FLAG (l =EMF' TY) 





, . ..IMF' AND F,ETUf~N ro. INTERRUPT HANDLEF, 
1-1:::;FLG: 000 HANDSHAKE FLAG Cl=WAITING ON HOST HDSHAKE> 
/ COME HERE TO INITIALISE THE CIRCULAR BUFFER; 
CALLING SEQUENCE; 
---------------- \ 
,..l::;f, @. CE: I NT 
( NORMAL RETUF,N) 
ALL ACCUMULATORS PRESERVED 

















ACCUMO : 00 
Fi'ECLN : 64. 


















LOAD NUMBER OF WORDS PER RECORD 
CLEAR ACCO AND CARRY BIT 
INITIALISE REGISTERS 
CLEAR TRANSMISSION INTERFACES 
f,F::;T (.)f\T n -lE m =.: c t:: .( VE I NTl: f,F {K:E 
; r,E::; ror;;1:-: r-,cco 
RETURN TO CALLING PROGRAM 
{KCO TEMP :=;;TORE 
OUTPUT RECORD LENGTH IN WORDS 
RECORD WORD COUNTER 
COME HERE TO SERVICE A TTI INTERRUPT; 
FIRST ESTABLISH WHETHER . THE HANDSHAKE FLAG IS SET; 
YES THEN THIS TRANSMI SS ION MUST BE fH E HANDSHAKE . . .. 
NO THEN THIS TRANSMI SS ION IS EITHER A MESSAGE (IF CIRCBUF .rs INACTIVE) 
OR AN ERROR (IF CIRCBUF IS ACTIVE>, SO CHECK ACFL~ . . .. 












LOAD THE HIGH BYTE OF THE TRANSMITTED WORD 
TRANSFER TO ACC1 & SWAP BYT~S 
LOAD .THE LOW BYTE 












TEST BIT O OF HANDSHAKE 
MOlJZUf 0, 0, ::;;NC 
,_l1•IP (~. DJ: :=:;M:::; 
F,E::;ET: ,.IMF' @. M::;G 
MESSG: JMP @. MSG 
LOAD THE HANDSHAKE FLAG 
SKIP IF AWAITING HANDSHAKE 
ELSE CHECK FOR MESSAGE 
1::;;1..J:J-)F, 1!:\CC 1 
AND CLEAR THE HANDSHAKE FLAG 
IF BIT O = 0 THEN CONTINUE TRANSMISSION 
IF BIT 9 = 1 THEN STOP TRANSMISSION 
BI T0=0 0 - DI ::::;r,1:=.:;. I NT. - CONT. TRAN::::t·1 I::;::::; I ON 
BIT0=1 IS MESSAGE TO STOP TRANSMISSION 
; CALL THE MESSAGE INTERPRETER 
COME HERE FROM A REAL-TIME CLOCK INTERRUPT SERVICE; 
THIS ENTRY (1) MONITORS THE HANDSHAKE FLAG , AND STARTS A TIMEOUT 
; · WHEN THE CIRC BUFF IS WAITING FOR A RECORD END HANDSHAKE 
Ff~OM THE HO::;T. . 
(2) MONITORS THE BUFFER EMPTY FLAG, AND RESTARTS CIRC BUFFER 
TRANSMISSION WHEN BFLG IS DOWN (CIRC BUFF NON-EMPTY> 
CBTIM: LOA 0, BFLG LOAD THE BUFFER FLAG 
MOVZR:J.t 0, 0, :=:; zc SKIP IF BFLG=O <BUFFER NON-EMPTY) 
1 ,JMF' EMBF EL..:~:; E CHECK FOR . l:ND OF U:::;EF, n:;:AN::;t1 I::;::; I ON, 
















(J' O, ::;zr~ 
HND::;K 
(J' ACFLG 
0 , (I, :::;Zfi 
TTO BU::;Y ? 
YE::; - . GO TO HND::;f::: MO!,! I TOR 
NO - RESTART CIRC BUFF TRANSMISSION 
TEST THE USER WRITE ENABLE FLAQ 
FLG SET, USER STILL TRANSMITTING ... 
fEST CIRC BUFF ACTIVE FLAG 
,_I :;:;f-:;: @. CBINT IF USER TRANSMISSION DISABLED (COMPLETE) 
AND CIRCBUFF EMPTY, REINITIALISE CIRCBUFF 
i**** DANGER . HERE**** HSFLG_WILL BE CLEARED EVEN IF WE~RE STILL WAITIN~ 











Er,:FLG : 00(H)02 
~;TAl:;:T: LDA 
O, H::;FL.G 
0, O, ·::;NC 
r::LEAR 
O,TMOUT 
0, 0, ::;NC 
~;Tf1RT 
H::mL.Y 
~~- DI S~1::; 
:2,ERFLG 
LOAD THE HANDSHAKE FLAG 
SKIP IF SET <WAITING FOR HANDSHAKE) 
EL::;E F,f.:TUfiN 
LOAD THE TIME-OUT FLAG 
:-::f::. IP IF :=:;ET (Tl MEOU T I 1\1 Pf\OCifiE:::;:;) 
ELS~ START A TIMEOUT 
DECREMENT THE TIMEOUT COUNTER 
NORMAL RETURN <TIMEOUT IN PROGRESS) 
LOAD AN ERROR FLAG'TO ACC2 
FAILURE OF HOST HANDSHAKE 
:::TA 0, H:::OLY (1N:O :::TOF~:E IN COUNTEf'\ 
,_IMF' @. DI ::::M::: NORMAL. RETURN AFTER STARTING TIMEOUT 
CLEAR : :::UE:O O, 0 GENERATE (1 ZERO 
L.DA 0, TMOUT ~ND CLEAR THE TIMEOUT FLAG 
• ,.IMP (~ . DI :=:::M::: ;· NOf;:MAL RETURN TO t NTERRUF'T HANDL.ER 
H:::TIM : 100. TIMEOUT=240 MSEC 
H:::OL. Y: 000 TIMEOUT COUNTER 
TMOUT : 000 TIMEOUT FLAG 1 ==TIMEOUT· IN F'ROGRE:::S 
; CIRCULAR ~JFFER STORAGE AREA; 
. E:UFF : E:UFF 
BUFF: . E:LK •+09/:... RESERVE 409/:.. WORD BUFFER BLOCK 





·"·"'11 JtJ,,,,;~IMMiJ-» l'- , l ... Y ftk.'1nd:dtf~cr1 nrw•,.w,..~~"-11.n..ir,,..i ... ~~~--J...w ~ ~ ~.i.............,..W$4'1'..k-.--ek-50:'lit1&•«rlfil·d :: . 
rHIS ROUTINE READS DATA TRANSMITTED FROM THE MICRONOVA IN HANDSHAKE 
MODE. IT TS SIMILAR 1·0 8INREAD .. SR, £UT IT DOES NOT REQUIRE INFORMATION 
• ; ABUUr TOTAL NO. OF WORDS TO BE SENT, 
lHE ROUTINE SENDS TWO CHARACTERS AS A START TRIGGER FOR THE MICRONOVA 
F'F;Ur:;f::;(H1. THEN [ T R.EP1D::; . f~ E:UFFEr\ F,ECLN vJOl:-.;:[I::;; LONCi , hND RETURN:::; ?'1 ONE l~ORD Ht,N 
ro l HF MI Ct,Oi'-JOV(:'\ 
fHF DATA READ IN FROM THE MICRONOVA IS
1
WRITTEN TO <FILENAME) IN BINARY 
FCWWI,(' T. . 
i 1)t1T{-1 'l"R{)N '.::;M I:;:;::: I ON ,x:cur::;::;:; UNT I I... f-l u:::;Ef\ DEF I l\ll::D IN fERVAL. 1-11-1'.:: l~J31F''.:::C-:D. 
j . 
l"f·if~: F'f::;(l(;R(.'ii'·I H,Y:: A :::UE:T (..):~~:K THA l..JR I TE::; THE 1\11 . .IMI::Ei:::; OF I::UFFERS LOADED TO @:rUTF'U r 
E1,IFRY 60 ::'._:;EC::; 
RFV t. 0 ROD DOUGLAS 2 APR 79 
; R[V 2. 0 RJD 22 JUN 79 
1· [ i"·l[OUT PiDDED. -, 
REV 3. 0 RJD 26 AUG 80 
• ; MQftIFIED 1·0 PROVIDE CONTINOUS READ FROM MICRONOVA , OVER USER SUPPLIED 
r r MF: PER I OD. 
l 'HE PROGRAM CONTAINS THREE TASKS; 
( l ) TI MEr: - ~)LLOL-J:::; I:: I Nf-;;oc TO r.;:1.JN FOR l_i'.:;Ef::; DEF I i-~F:D PER I OD 
<2> COMMUNICATOR - WRITES VALUE OF NBUFS (TOTAi... DATA BUFFERS READ ) 
TO l"HE USER AT @CONSOLE AT ONE MINUTE INTERVALS. . 
(3) BINARY READER - READS 64 WORD BUFFERS FROM l"HE MICRONOVA PORr 
AND ~·JR I TE::; THC:::E TO <D?'iTP!F I LE). 0(1 T<.:'.i TR<~N::;FEf::; I::; IN.[ TI ATED BY 
SENDING A TRIGGER WORD (000000) ro THE MICRONOVA. AFTER EACH 
BUFFER IS RECEIVED A HANDSHAKE WORD (000000) IS SENT TO MICRONOVA 
PROVIDED THAT TRANSMISSION IS STILL ENABLED BY TIMER. IF TIMER 
HAS DISABLED FURTHER TRANSMISSION, A STOP WORD (100000) IS SENT 
TO MiCRONOVA AND CONTROL RETURNS TO AOS CLI. 
; CALL .. I Ni.3 :=::EnUENCE; 
XEQ BINRDT (MICRONOVA PORT NAME) <OUTPUT FILENAME) 
<<MICRONOVA MESSAGE> IS A DEGIMAL NUMBER WifH MAX 32000) 
. TITLE 
. ENT 
. TXTM 2 
. ZHEL 
. T 11'1\..JD : r I MltJD 
. l:l\iE:uF·: I Nf:UF 
::;1:.: r l·JU: ooo 
'.:fll'P\..JU : 100000 
ourr:F : GUTBF 
l: .. Fi:F;:Uf::; : ERR 
TFL .. 13 : 001 
f:INREAD 
BI NRD 
r I M[f::; WOF-O-::, 
, ADDRESS OF FIRST WORD OF MN It~UT RECORD 
:::;TAF;:T-·UP r, t'JD Hr1ND::;l -l(~f<E l-JOF:::D · 
STOP rRANSMISSION WORD 
ADDRESS OF OUTPUT WORD 
ADDRESS OF ERROR EXIT 




. r::;K 4 
/ 
; F1RST GET THE INITIALISATION MESSAGES; 








<s. ERF:OR \. 
M::;F'K:2 
@. EJ".;;ROR , 
t1 :::; F' f::: 3 
@. EF;:ROR 
1, @. TI M~JD 



























<t. E:f~ROR · 













TF'f:2 : 1 
(l 





GET ARG 1 <MICRONOVA PORT NAME) 
GET ARG 2 <OUTPUT FILE NA~E> 
GET ARG 3 (HIGH WORD OF MILLISEC TIMER) 
STORE BINARY EQUIVALENT OF ARG 3 
OUTPUT TO MICRONOVA 
INPUT FROM MICRONOVA 
DATA OUTPUT FILE 
USER CONSOLE OUTPUT 
:=:;TAf~T THE TI MER 
START THE COMMUNICATOR 
START BINARY READER 
::n r-i NDPiF·rn r=·,:icf,::ET 
USE CALLER'S PRIORITY 
I [1:::::2 
::.::TAf~T PiDDf:;;E:::::; 
- I NO t·H~::=.:;::;:{~OE 
I 
I 
TASK STACK ADDRESS 
30 l.JOf~D ::::Tf.,Cf< . 
NO DEFAULT ROUTINE 
NO TASK SPECIFICATION FLAGS 
NO O'v'Ef~·LAY 
























































... _ .._ - • - - • -• • .- . • ·-• ........ ~ -Jo 1•• .. . I • •• 
y 
I 
PARAMETER PACKET FOR INPUT OF ONE 
128 BYTE RECORD FROM MICRONOVA 
PARAMETER PACKET FOR OUTPUT TO @LIST 






PARAMETER PACKET FOR USER CONSOLE 



































. 1::u:: 1 o. 
. Bu::: · 10 
. BU< 2 






,.IMP @. Ef-\ROR 
?RFCF+?RFER+?RFEC 
GET THE FIRST ARGUMENT 
GET THE SECOND ARGUMENT 
BYTE POINTER TO (FILENAME~ 
GET THE THIRD ARGUMENT 
TEMP STORE FOR ASCII DIGITS 
:2 E:YTE RECORD 
12::: BYTE F:.ECORD 
NUMBER OF t•JORD ::: PER I NF'UT RECORD 
<INCLUDING CHECKSUM WORD) 
... , --·------- ·---·----------------·--------- . .. - ---------------------- -
; . 
TIMER 
n t·IFf, : LDA 1, LOvm 
LDA O,TIMWD 
·;, DELAY 




LOW ORDER TIMER WORD·(60 SEC) 
LOAD fHE HIGH ORDER TIME WORD 
• 
STA O,@. OUTBF 
?v-Jf-:;: I TE MNOUT ANO SEND TO MICRONOVA 
,_IMP @. EF,HOF~ 
NOW TERMINATE THE PROGRAM; 
' LDA 1, t·'l'.:;G · GET THE SWANSONG 
LD1~ 2, FLAG::; AND THE ?RETURN FLAGS 
?f.;;ETURN 
._!i'•iP . @. ERr":;;Of":;; 
FLAGS: ?RFCF+33 
1'1:::~G: . + 1. ,:t-2 
. fXT "TH I::: I::; BI Nr~Dc ::: r Ni:~ I NG OFF" . 
LO\,J[I: 600(H). 
TIMWD: 000 
60 SECS IS TIMER MULTIPLE 
TIMER INTERVAL* 60000 MSEC 
' . ' ... 
COMMUNICATOR 
COMM: ::;Uf:0 0, 0 
LOA 1, BTit1 
·-;·DELAY . 





,_IMF' @. ERf\OR · 
LD?, 0, NBUFS 
CLEAR THE HIGH TIMER WORD 
LOAD 60000. MSEC INTERVAL 
BYTE POINTER TO CONSOLE NAME 
BYTE POINTER ro MESSAGE TO BE SENT 
SOME OTHER SEND PARAMETERS 
LOAD THE NUMBER OF DATA BUFFERS READ **** SOME MORE TO DO HERE! 
._!MP COMM 
(H 1 M: 60000. ONE MINUTE TIMER 
,\IE:UF'.::; : 000 ; UPDATED BY BINARY READER ACCO: UCON-~2 
?~CC 1 : M::;G 1 s".l-2 
{K:C:2 : 001042 ; 32-CHARS, @CONSOLE 
UCON: . TX T II @CON:::OLJ: ,·, 
M:::Gl: . TXT "NUMBER. OF WORD::; TF,P.1N::::FEF~ED -- ,;,4 * " 
;-----------------------------------.---------------------------------------
E: I NAt":;;Y F,Ei'~DE'.R 
I 
' 
FIRST SEND A TRIGGER TO MICRONOVA TO INITIATE TRANSMISSION 
E: IN: ::;UBO 0, 0 . ; {NUL.l){NULL) 
STA 1,@. OUTBF' 
·~·t,,.JR I TE MNOUT 
,.IMF' @. ER!~:Ci~=: 
• 
• 












o , ::; rn-L·JD 






, . .IMP RECOf,D 
AND READ A NEW RECORD 
LOAD THE CONT I NUAT I ON HAND::;HAKE l-JORD 
ANO SEND TO MICRONOVA 
WRITE THE RECORD TO OUTPUT FILE 
INCREMENT THE BUFFER RECEIVED COUNT 
i ------- .... · .. -------·-- .. ·----·-----·-----------_ .. ______________________________ .. -------· 





































\_. C . C C 0 Ci fJ 
OURRTJON VS, INTERVAL NUMBER 
I 
, \ 
I 1 -~l 1 ~--~ 
·, 
I-.- I T I I 
(} 0 [ i • I 0 0 0 f l I I ' 1. J i, J · .~ .1 (J u r J 
CALIBRATION OF PROG.INT .TINER 
HP PULSE GENERATOR 1LSEPT80 
CELL NUNBER PERl0 .16 
l'llOGMtf CELLREl'ORT ,FR REV 1 ,0 
0 

























INTERVAL NUNBER •1D 1 
FlRST ORDER INTERVAL HISTOGRAM 
t---..--.11----,--,-.,-r= ... ~-, ----..... , - · -r-·--, 0
0.00 10.ao 20.00 ~o.oo 40.00 5.o.oo 


































- -" ~~yu~ 
Z0,00 40-00 60,00 100.00 
"flNE mu (NSEC) 
C t r . C 0 C r O C' (' , , C '·' _ <.; "l - ~ - - ~· __ n ~.)~).- r ) O o , 1 
10, 
CALl f ORNIA COM l·' U f F.H PHODUCTS, INC. ANAi IIZ IM, C/\LIFORNIA Clil\RT NO. 00 'Y. .Ar,E 
























' · . 
( . 
( ' . J 
r. U1 l ; () 
OURATION VS, INTERVAL NUMBER 
.I . 
o..,,___,,--_.--.....--...---,,----,--...---,..·--.--, 
00.00 20,00 40,00 60,00 60.00 100.00 

























FIRST OROER INTERVAL HISfOGRA~ 
----0 o.aa 10.00 20.00 :,a.oo . 40.00 so.au 


















0 0 Cl u ' ' .1 u n \.) u 
CALIBRATION OF PROG~INT .TINER 
HP PULSE GENERATOR 11SEPT80 
CELL NUN8ER PER49 .46 











20,00 40,00 60,00 
T H1E TAU ( tfSC:C) 
BO,OU tao ;ao 
c. r. c c c· c ) c o o o (' c· (! c " f' __ '.: ___ .~ ___ f) ___ ') __ n __ 1') ' 'J __ 1 
, 
10
, CI\UfO RN II\ COf,iPIJTER Pi'l0DUCTS, INC. AM.'\l ·IF. IM, CI\LIFORN IA CHI\RT NO. 00 












































D O C C (' i.J ,... "~ -, . ·1 J V . t: . J t; . '. 
OURATION VS, INTERVAL NUMBER 
20,00 40-00 60,00 60,00 100,00 
INTERVAL NUMBER 1110 1 
FIRST ORDER CNTERVRL H1STOGRAM 
' 
































0 J D 'J '1 J J J J 
CALIBRATION OF PROG.INT.TINER 
HP ·PULSE GENERATOR 1tSEPT80 
CELL NUMBER PERt00.52 
rROGRRN CELLREf'ORT,FR REVt. a 
AUTOCORRELFIT fOl'I HISfOGRAM 
, 
0,00 80,00 120,00 ieo.oo 2•0.00 300,00 
TINE TAU CNSEC) 
( • ( 1 ( -, __ 0 __ (1 __ ( 1 __ , -. () ___ ( l __ _ r, n r") (} n () ·) 0).) ) 









































0 :1 L · t . J : J u 
CALIBRATION OF PROO.INT-TINER 
HP PULSE GENERAlDR llSEPTBO 
I I I I I o.oo a.ea l , 60 2,40 S ,20 
TlNE C:HNS) 
I ' ) _ () •• ( · , _ '.) ' J () ( I 0 1 ') 0 ) 
1~· C/\Ll rD RF<I A CJI MH rw. oo r.l'i tf. l'I ll ~. I. • 










C C C C l..1 [.; 0 (J 
/ 
CRLJBRATfON OF PRBG.INT~TlMER 










0 >-o u .. 










4.J CJ ·-C 
0 
0 ·-9'.aa a.6a t.w l,80 2,-40 
I 





Ll lJ u u [j u u u (J \.. u 1 ·' I l : .i •.. 
\ 
.. 
0 ( 1 ( i (J ;;: G 0 C (:i ~~ [;; 'J _'J---:)- __ [). __ ! } __ ·_, __ :_ ___ ·-~·-· 
LAI.I FCflNII\ COMPIJTEH PllOOUCTS, me. ANAHEI M. CALlfORNI •\ Cll , nr NO. 00 
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0 0 0 0 f'































































































. ·. -~ 
·I 
TEST 6F PRl3G. INTERVAL TINER 









>-O -~~m1 -o . zfJ lJJ 
;:J 
C21 
tu 0 ex:: o 
" ~ . 
0 ... ... 
z 
41 , , 





CfJ .oo · a .40 o .80 1.20 t. .60 2 .. 00 
Tl ME (MINS) 
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~ ... .. . _ .. 
.. ~ .. --
APPENDIX H. 
PIT CIRCUIT LAYOUT 
• 
• 
The PIT circuit layout diagram shows points where control 
signals can be tested. These points are wire-wrap pins 
that are soldered into the veroboard. 
Non of the circuitry that was designed is fitted onto 
the GPI board. All the designed circuitry is built on 
veroboard and it is connected to the GPI board via 
edge connectors and ribbon-cable. 
The maximum current drawn by the circuit is 0,75A and 
this allows the circuit to be attached to the +SV line 
on the GPI. The GPI +SV line allows for a maximum current 







































































































































































































































































































































APPENDIX I . 
PARTS LISTING 
PARTS LISTING 
1. INTERGRATED CIRCUITS 
IC NO. DESCRIPTION 
























































1 Mlz Crystal R10.00 
54 Sockets at .40 cents each 
IC NO. DESCRIPTION COST 
R.C 
28 7438 .so 
29 7438 .so 
30 7438 .so 
31 7438 .so 
32 7438 .so 
33 7438 .so 
34 7438 .so 
35 7404 .40 
36 7408 .30 
37 7474 .so 
38 7474 .so 
39 7490 .so 
40 7404 .40 
41 7432 .30 
42 7490 .so ·-· 
43 7490 .so 
44 7490 .so 
45 74154 3.00 
46 7430 .30 
47 7432 .30 
48 7474 .so 
49 7432 .30 
so 74121 .so 
51 7408 .30 
52 74121 .so 
53 74121 .so 
54 7476 .BO 































2 3 MAR 1981 
22 uF 16V tantalum 
1 uF 
